[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All MediaTek jobs](https://jobs.opennash.com/companies/mediatek/) · [Search jobs](/search/)

MediaTek · Bangalore

# RTL Design Lead

Bangalore Manager or lead Design 

Listed on MediaTek’s official careers site. Listed as of October 23, 2026. Check that it is still open and apply there.
[Apply on MediaTek’s careers site →](https://careers.mediatek.com/en/jobs/MTB120260824001)

[OpenNash Jobs](https://jobs.opennash.com/) / [MediaTek](https://jobs.opennash.com/companies/mediatek/) / RTL Design Lead

## Job description

Design Lead works with hardware engineering teams to build complex chips, System-on-Chips (SoCs), and IP/Sub-system blocks. Guides microarchitecture definition, RTL design, verification, and physical implementation from conception through tape-out, balancing power, performance, area, and schedule goals.

### Execution & Delivery
- Drive end-to-end design development of IP/Sub-system blocks and SoCs to meet the Performance, Area, Power and Schedule targets.

### Team Leadership
- Manage, mentor, and set goals for a team of digital engineers involved in design, synthesis, and timing.

### PPA Optimization
- Oversee design reviews to optimize Power, Performance, and Area (PPA) metrics.

### Cross-Functional Collaboration
- Partner with architecture, verification, and physical design teams.

### Sign-off & Debug
- Drive resolution on complex bugs, logic issues, and sign-off checks.

### Design Languages
- Advanced proficiency in Verilog, System-Verilog, and scripting tools like Python or Perl.

### Architecture Knowledge
- Familiarity with ARM or RISC-V processors, bus protocols (AXI/AHB), and high-speed interfaces (PCIe, USB, DDR).

### Sign-off Methodologies
- Experience with Static Timing Analysis (STA), Clock Domain Crossing (CDC), and Logical Equivalence Checking (LEC).

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 23, 2026
- Last checked: Oct 23, 2026
- Listed for: Under a day
- Location: Bangalore[Apply on MediaTek’s careers site →](https://careers.mediatek.com/en/jobs/MTB120260824001)

## More jobs at MediaTek

### [Analog Mixed-Signal Design Verification Engineer](https://jobs.opennash.com/companies/mediatek/jobs/bc7f1355101bbfc82381/)

Bangalore

### [Design Verification DDR Lead](https://jobs.opennash.com/companies/mediatek/jobs/6d485951d93e40c1631c/)

Bangalore

### [Design Verification Engineer](https://jobs.opennash.com/companies/mediatek/jobs/22f439ea9a3622c14485/)

Bangalore

### [Design Verification Engineer- Display Interface Protocol Specialist](https://jobs.opennash.com/companies/mediatek/jobs/a1b34fbc6f5b4060f24c/)

Bangalore

### [DFT Engineer](https://jobs.opennash.com/companies/mediatek/jobs/5698bbcb6f863d98a357/)

Bangalore

## Similar jobs at other companies

### [RTL Design Architect](https://jobs.opennash.com/companies/capgemini/jobs/7f7def6feaa85e0a2cc4/)

Capgemini · Bangalore

### [Staff / Senior Staff Engineer Digital Design (RTL Design)](https://jobs.opennash.com/companies/infineon-technologies/jobs/bcdb3b7a61b92eede1d2/)

Infineon Technologies · Singapore

### [RTL Design(Security)-Staff](https://jobs.opennash.com/companies/qualcomm/jobs/bab679090ab0cd284fc2/)

Qualcomm · Bangalore, India

### [GPU (RTL) Design - Sr Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/3d66e49ab10d1b9af570/)

Qualcomm · Bangalore, India

### [Internship - Synthesis & Timing/Area RTL Design Analysis (f/m/div)](https://jobs.opennash.com/companies/infineon-technologies/jobs/853d811521520b2540a8/)

Infineon Technologies · Munich

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)