[Skip to main content](#main-content)

[ OpenNash ](https://opennash.com/) / [Jobs](https://jobs.opennash.com/) [ 01 Search jobs](https://jobs.opennash.com/search/)[ 02 Companies](https://jobs.opennash.com/explore/)[ 03 Hiring report](https://jobs.opennash.com/reports/hiring/)[ 04 AI assistants](https://jobs.opennash.com/connect/)[ 05 How it works](https://jobs.opennash.com/methodology/)

Intel · India, Bangalore

# Silicon Design Verification Engineer

India, Bangalore Design 

Listed on Intel’s official careers site. Posted October 24, 2026. Check that it is still open and apply there.
[Apply on Intel’s careers site →](https://intel.wd1.myworkdayjobs.com/External/job/India-Bangalore/Silicon-Design-Verification-Engineer_JR0288285)

[OpenNash Jobs](https://jobs.opennash.com/) / [Intel](https://jobs.opennash.com/companies/intel/) / Silicon Design Verification Engineer

## Job description

### Job Details

Job Description: Come join Intel's Devices Development Group, responsible for creating leading Client SOCs. We envision the future of computing and design for the next generation of laptop and desktop computers. We are looking for a ready to research, design, develop, and test Intel designs as we reimagine how to build SOCs at Intel and in the semiconductor industry. Our bold purpose as a company is to 'create world-changing technology that enriches the lives of every person on earth' and this role is instrumental in furthering our mission to shape the future of technology.

Responsibilities may include but not be limited to:
- Validation of DFx features such as Scan, SBFT,TAP, Arrays, Fuse, MBIST etc..using simulation, emulation
- Creating plans and tests for validating portions of a complex microarchitecture using written specs, RTL code and other tests as a guide
- Learning the architecture and microarchitecture by debugging failures to the root cause
- Developing and utilizing various DFT and validation tools and/or methodologies to implement validation plans with the goal being to ensure a solid design
- Participating in the debug of failures on silicon and developing new testing strategies to detect these failures on RTL models
- Engaging with IP providers and customers to define, develop and deliver necessary infrastructure and address issues found during execution
- Developing tools and methods to streamline IP development and SOC integration to deliver highest quality in shortest time possible

### Developing debugging tools and software Qualifications
- Minimum Qualifications:
- Must have either a BS + 5 years' experience or MS + 3 years' experience in Computer Science, Computer Engineering or Electrical Engineering
- Minimum 3 years' experience with reading and interpreting technical specs and Register Transfer Level (RTL) code
- Minimum 3 years' experience working on IP or SoC development, verification, or integration using Verilog/SystemVerilog/OVM/UVM - Minimum 3 years' experience with writing validation plans and software to implement those validation plans
- Minimum 1 year experience with UNIX or Linux Preferred Qualifications:
- Minimum 1 year experience with computer architecture
- Minimum 1 year experience with IA-32 assembly and/or Verilog programming experience
- Minimum 2 years' experience with validation or testing experience, especially in a silicon design team - 3yrs+ experience with industry standards such as Scan, JTAG, BScan

### Experience in Coherency Job Type
- Experienced Hire Shift: Shift 1 (India)

### Primary Location

India, Bangalore Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust N/A Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.
- Job posting details (such as work model, location or time type) are subject to change.

### ADDITIONAL INFORMATION
- Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices.

We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

## At a glance
- Posted by the employer: Oct 24, 2026
- First seen by OpenNash: Oct 25, 2026
- Last checked: Nov 1, 2026
- Listed for: 8 days
- Location: India, Bangalore[Apply on Intel’s careers site →](https://intel.wd1.myworkdayjobs.com/External/job/India-Bangalore/Silicon-Design-Verification-Engineer_JR0288285)

## Hiring at Intel
- Open jobs: 801
- New in the last 7 days: After two weekly collections
- Tracked since: Jul 10, 2026

[All Intel jobs](https://jobs.opennash.com/companies/intel/) · [Weekly hiring report](/reports/hiring/)

## More jobs at Intel

### [Analog Circuit Design Engineer](https://jobs.opennash.com/companies/intel/jobs/a5d0948219cb3844214f/)

India, Bangalore

### [Analog Circuit Design Engineering Manager](https://jobs.opennash.com/companies/intel/jobs/0b086c10bf42e9b1b7d3/)

India, Bangalore

### [Analog Design Engineer](https://jobs.opennash.com/companies/intel/jobs/f8af096f7a6fd31f2831/)

India, Bangalore

## Similar jobs at other companies

### [Pre-Silicon Verification Engineer - Hod Hasharon](https://jobs.opennash.com/companies/qualcomm/jobs/72608c2165332538683b/)

Qualcomm · Hod Hasharon, Haifa District, Israel

### [Silicon Physical Design CAD Engineer](https://jobs.opennash.com/companies/microsoft/jobs/d047141045a6e2b56e7a/)

Microsoft · India, Karnataka, Bangalore

### [Staff Physical Design Engineer - Custom Silicon Group](https://jobs.opennash.com/companies/qualcomm/jobs/fabbe4056864b0076098/)

Qualcomm · Bangalore, India

### [Silicon SoC Design Verification Engineer, HSIO](https://jobs.opennash.com/companies/alphabet/jobs/978b9258032ae4107199/)

Alphabet · Bengaluru, Karnataka, India

### [Design Verification Engineer](https://jobs.opennash.com/companies/siemens/jobs/3469736e66b7ab53255d/)

Siemens 

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

[ OpenNash ](https://opennash.com/)

AI-native services firm that builds custom software and 24/7 AI agents.

OpenNash Jobs is an OpenNash Applied AI project.
[Book time with OpenNash](https://calendly.com/opennash/new-meeting?hide_gdpr_banner=1)

Jobs
- [Search jobs](https://jobs.opennash.com/search/)
- [Companies](https://jobs.opennash.com/explore/)
- [Hiring report](https://jobs.opennash.com/reports/hiring/)
- [AI assistants](https://jobs.opennash.com/connect/)
- [How it works](https://jobs.opennash.com/methodology/)

OpenNash
- [opennash.com](https://opennash.com/)
- [Services](https://opennash.com/ai-agent-consulting/)
- [OpenNash CX](https://opennash.com/cx/)
- [AI Tools](https://opennash.com/ai-tools/)
- [Blog](https://opennash.com/blog/)
- [About](https://opennash.com/about/)

Contact
- [hello@opennash.com](mailto:hello@opennash.com)

- [LinkedIn](https://www.linkedin.com/company/opennash)

- [Support](https://jobs.opennash.com/support/)

- [Privacy](https://jobs.opennash.com/privacy/)

- [Terms](https://jobs.opennash.com/terms/)

© 2026 OpenNash, Inc. Company names and public job postings belong to their respective owners. Employers control source availability and application decisions.