[Skip to main content](#main-content)

[ OpenNash ](https://opennash.com/) / [Jobs](https://jobs.opennash.com/) [ 01 Search jobs](https://jobs.opennash.com/search/)[ 02 Companies](https://jobs.opennash.com/explore/)[ 03 Hiring report](https://jobs.opennash.com/reports/hiring/)[ 04 AI assistants](https://jobs.opennash.com/connect/)[ 05 How it works](https://jobs.opennash.com/methodology/)

Intel · India, Bangalore

# GPU Design Verification Engineer

India, Bangalore Design 

Listed on Intel’s official careers site. Posted October 24, 2026. Check that it is still open and apply there.
[Apply on Intel’s careers site →](https://intel.wd1.myworkdayjobs.com/External/job/India-Bangalore/GPU-Design-Verification-Engineer_JR0288330)

[OpenNash Jobs](https://jobs.opennash.com/) / [Intel](https://jobs.opennash.com/companies/intel/) / GPU Design Verification Engineer

## Job description

### Job Details

Job Description: The Role and Impact: We are looking for a GPU Design Verification Engineer to ensure the functional accuracy of cutting-edge graphics logic components, including 3D graphics, media, and display. In this role, you will develop and execute verification plans, build scalable test benches, and perform system simulations to uncover bugs and ensure design compliance. Your work will be integral in delivering high-quality designs that power Intel's advanced graphics solutions.

### Business Group

Join Intel's Data Center Group (DCG), a team that drives innovation in computing and accelerates solutions for data-centric workloads. This group is focused on advancing technologies that support Intel's leadership in the data center domain, from performance optimization to scalability. As part of this team, you will contribute to Intel's mission to transform data into actionable insights and enable breakthrough innovations.

### Key Responsibilities
- Perform functional verification of graphics logic components to ensure they meet specifications.
- Define and develop scalable and reusable verification plans, test benches, and verification environments.
- Execute system simulation models to verify design functionality, analyze power and timing, and identify bugs.
- Root cause and debug issues in the presilicon environment and implement corrective measures.
- Collaborate with GPU architects, RTL developers, and physical design teams to improve verification processes and meet design goals.
- Document test plans and drive technical reviews with design and architecture teams.
- Maintain and enhance verification infrastructure and methodologies.

### Qualifications

Minimum Qualifications:
- Bachelor's degree in Electronics or Computer Engineering, or any related STEM degree, OR Master's degree in a relevant field OR PhD in a relevant field with no prior professional experience with 4+ years of hands on experience in IP Verification.
- Proficiency in Verilog, System Verilog, and UVM for pre-silicon verification.
- Hands-on experience with test bench development, coverage/assertion writing, and closure.
- Exposure to GPU or CPU architecture and debugging experience with industry-standard frontend design flows and tools.
- Programming expertise in scripting languages such as Python, Perl, or Shell scripting.

### Preferred Qualifications
- Familiarity with Graphics architecture and GPU verification processes.
- Expertise in RTL verification and validation, testbench development, and functional modeling.
- Experience with coverage-driven verification methodologies.
- Strong analytical and debugging skills, with the ability to work independently and mentor junior engineers. We invite you to be part of a team that shapes the future of graphics innovation.

Take this opportunity to grow, learn, and make a meaningful impact on the next generation of technology solutions.

### Job Type

Experienced Hire Shift: Shift 1 (India)

### Primary Location

India, Bangalore Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust N/A Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.
- Job posting details (such as work model, location or time type) are subject to change.

### ADDITIONAL INFORMATION
- Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices.

We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

## At a glance
- Posted by the employer: Oct 24, 2026
- First seen by OpenNash: Oct 25, 2026
- Last checked: Nov 1, 2026
- Listed for: 8 days
- Location: India, Bangalore[Apply on Intel’s careers site →](https://intel.wd1.myworkdayjobs.com/External/job/India-Bangalore/GPU-Design-Verification-Engineer_JR0288330)

## Hiring at Intel
- Open jobs: 801
- New in the last 7 days: After two weekly collections
- Tracked since: Jul 10, 2026

[All Intel jobs](https://jobs.opennash.com/companies/intel/) · [Weekly hiring report](/reports/hiring/)

## More jobs at Intel

### [Analog Circuit Design Engineer](https://jobs.opennash.com/companies/intel/jobs/a5d0948219cb3844214f/)

India, Bangalore

### [Analog Circuit Design Engineering Manager](https://jobs.opennash.com/companies/intel/jobs/0b086c10bf42e9b1b7d3/)

India, Bangalore

### [Analog Design Engineer](https://jobs.opennash.com/companies/intel/jobs/f8af096f7a6fd31f2831/)

India, Bangalore

## Similar jobs at other companies

### [Senior Digital Design Verification Engineer GPU Hardware - Athens or Patra, Greece](https://jobs.opennash.com/companies/qualcomm/jobs/9e4b934e6f0b7b1c68e8/)

Qualcomm · Marousi, Greece

### [Staff Digital Verification Engineer GPU Hardware Design - Athens or Patra, Greece](https://jobs.opennash.com/companies/qualcomm/jobs/bc3c1aca27c6dd753447/)

Qualcomm · Marousi, Greece

### [<GPU>GPU Design Verification Engineer](https://jobs.opennash.com/companies/mediatek/jobs/99e44f8f64d76e578cc2/)

MediaTek · HsinChu

### [<GPU>GPU Design Verification Lead](https://jobs.opennash.com/companies/mediatek/jobs/6407962ce949e81df5fc/)

MediaTek · HsinChu

### [Design Verification Engineer](https://jobs.opennash.com/companies/siemens/jobs/3469736e66b7ab53255d/)

Siemens 

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

[ OpenNash ](https://opennash.com/)

AI-native services firm that builds custom software and 24/7 AI agents.

OpenNash Jobs is an OpenNash Applied AI project.
[Book time with OpenNash](https://calendly.com/opennash/new-meeting?hide_gdpr_banner=1)

Jobs
- [Search jobs](https://jobs.opennash.com/search/)
- [Companies](https://jobs.opennash.com/explore/)
- [Hiring report](https://jobs.opennash.com/reports/hiring/)
- [AI assistants](https://jobs.opennash.com/connect/)
- [How it works](https://jobs.opennash.com/methodology/)

OpenNash
- [opennash.com](https://opennash.com/)
- [Services](https://opennash.com/ai-agent-consulting/)
- [OpenNash CX](https://opennash.com/cx/)
- [AI Tools](https://opennash.com/ai-tools/)
- [Blog](https://opennash.com/blog/)
- [About](https://opennash.com/about/)

Contact
- [hello@opennash.com](mailto:hello@opennash.com)

- [LinkedIn](https://www.linkedin.com/company/opennash)

- [Support](https://jobs.opennash.com/support/)

- [Privacy](https://jobs.opennash.com/privacy/)

- [Terms](https://jobs.opennash.com/terms/)

© 2026 OpenNash, Inc. Company names and public job postings belong to their respective owners. Employers control source availability and application decisions.
