[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Intel jobs](https://jobs.opennash.com/companies/intel/) · [Search jobs](/search/) Intel · Multiple locations # Senior EDA Tools Hardware Engineer Multiple locations Senior individual contributor $141,910.00-269,100.00 Operations Listed on Intel’s official careers site. Posted October 9, 2026. Check that it is still open and apply there. [Apply on Intel’s careers site →](https://intel.wd1.myworkdayjobs.com/External/job/US-California-Santa-Clara/Senior-EDA-Tools-Hardware-Engineer_JR0287808-1) [OpenNash Jobs](https://jobs.opennash.com/) / [Intel](https://jobs.opennash.com/companies/intel/) / Senior EDA Tools Hardware Engineer ## Job description ### Job Details Job Description: The Role and Impact Join Intel's mission to engineer world-changing technology as a Senior EDA Tools Hardware Engineer. We are seeking an experienced EDA CAD / Tool Flow Development Engineer to develop and maintain transistor-level timing characterization flows for custom IPs, embedded memories, SRAMs, register files, and compiler-generated macros across advanced semiconductor technologies. This role focuses on characterization methodology, CAD infrastructure, automation, and model validation for complex custom macros and memory IPs. The engineer will work closely with custom circuit, memory design, STA, and methodology teams to enable scalable and silicon-accurate timing, power, and noise modeling flows. The ideal candidate has strong expertise in SPICE-based characterization, Liberty model generation, custom macro timing behavior, and large-scale automation using industry-standard tools such as Synopsys NanoTime and Cadence Liberate. ### Key Responsibilities Develop, test, and analyze engineering design automation tools, flows, and methodologies to improve efficiency and optimize power and performance. Collaborate with EDA vendors to define, evaluate, and test next-generation design tools and flows. Create and verify unique hardware designs, integrating components into hierarchical systems to support end-to-end EDA tool testing for advanced technology nodes. Define and enable methodologies for hardware development related to EDA tools and technology node advancements. Support and enhance platforms, databases, scripts, and tools used for design automation. Provide digital design, verification, full-chip integration, physical layout, power, performance, clocking, and timing for future TFM development Qualifications: The Minimum qualifications are required to be initially considered for this position. Minimum qualifications listed below would be obtained through a combination of industry relevant job experience, internship experience and / or schoolwork/classes/research. The preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. ### Minimum Qualifications Degree in one of the following options: Option 1: Bachelor's degree in Computer Engineering, Electrical Engineering, Computer Science, or in a related field, with 6+ years of relevant experience. ### Option 2 Master's degree in Computer Engineering, Electrical Engineering, Computer Science, or in a related field with 4+ years of relevant experience. ### Option 3 Ph.D. in Computer Engineering, Electrical Engineering, Computer Science, or in a related field with 2+ years of relevant experience. 3+ years of experience with Timing characterization methodologies in one of the following: (i.e. Nanotime, Liberate, or PrimeLib). Experience with Liberty timing models. ### Preferred Qualifications Experience in any of the following: SPICE simulation CMOS circuits Memory architecture fundamentals STA fundamentals Advanced-node custom IP or memory characterization flows Scripting and automation skills in Linux environments Take the next step in your career by joining Intel and becoming a part of our mission to shape the future of technology. Apply today to make an impact with your expertise. ### Job Type Experienced Hire Shift: Shift 1 (United States of America) ### Primary Location US, California, Santa Clara Additional Locations: US, California, Folsom, US, Oregon, Hillsboro, US, Texas, Austin Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel. Annual Salary Range for jobs which could be performed in the US: $141,910.00-269,100.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process. Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. - Job posting details (such as work model, location or time type) are subject to change. ### ADDITIONAL INFORMATION - Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter. ## At a glance - Posted by the employer: Oct 9, 2026 - First seen by OpenNash: Oct 11, 2026 - Last checked: Oct 18, 2026 - Listed for: 9 days - Location: Multiple locations - Pay: $141,910.00-269,100.00[Apply on Intel’s careers site →](https://intel.wd1.myworkdayjobs.com/External/job/US-California-Santa-Clara/Senior-EDA-Tools-Hardware-Engineer_JR0287808-1) ## More jobs at Intel ### [EDA Tools Hardware Engineer](https://jobs.opennash.com/companies/intel/jobs/e527a517cf3ca96573a7/) ### [Intel Foundry Advanced Device Development Engineering Manager](https://jobs.opennash.com/companies/intel/jobs/e840282bd3db6353999c/) ### [Model Support and Optimization Engineer](https://jobs.opennash.com/companies/intel/jobs/f8b9ca0e7f0c9835fcd0/) ### [Pre-si Power and Performance System Validation Engineer](https://jobs.opennash.com/companies/intel/jobs/2952b2d23364dc942a93/) ### [SAP MM/PP Business Systems Analyst](https://jobs.opennash.com/companies/intel/jobs/9e12f560ce050de57e93/) ## Similar jobs at other companies ### [Senior HPC and LSF Operations Engineer - EDA Infrastructure](https://jobs.opennash.com/companies/nvidia/jobs/9adf117e990096b371bf/) NVIDIA ### [EDA Engineer (EDA tools, Semiconductors)](https://jobs.opennash.com/companies/capgemini/jobs/8b09e105dfe6dc219ddf/) Capgemini · Bydgoszcz, Wrocław, Opole, Lublin, Kraków, Poznań, Warszawa, Gdańsk, Katowice ### [Senior EDA Software Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/a90ce0d44319cba3e899/) Qualcomm · Singapore, Central Singapore ### [Senior Engineer - Event-Driven Architecture (EDA)](https://jobs.opennash.com/companies/cardinal-health/jobs/79cd3be0ecf6b5cd4b81/) Cardinal Health · Bangalore, KA ### [Infrastructure Engineer – EDA Tools & Build Systems](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/0bc386c364b648eee400/) Advanced Micro Devices (AMD) · Iasi, Romania [Operations jobs](/functions/operations/) OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)