[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Intel jobs](https://jobs.opennash.com/companies/intel/) · [Search jobs](/search/) Intel · Malaysia, Penang # Graduate Talent (Physical Design Engineer) Malaysia, Penang Early career Design Listed on Intel’s official careers site. Posted September 30, 2026. Check that it is still open and apply there. [Apply on Intel’s careers site →](https://intel.wd1.myworkdayjobs.com/External/job/Malaysia-Penang/Graduate-Talent--Physical-Design-Engineer-_JR0287624) [OpenNash Jobs](https://jobs.opennash.com/) / [Intel](https://jobs.opennash.com/companies/intel/) / Graduate Talent (Physical Design Engineer) ## Job description ### Job Details Job Description: About the Foundry Technology Development Group: Foundry Technology Development (Foundry TD) is the heart and soul of Moore's Law at Intel, enabling Intel to create world-changing technology that enriches the lives of every person on earth. FTD employees drive breakthrough research, develop next generation process and packaging technologies, while also running high volume manufacturing operations in its state-of-the-art facilities. The Design Technology Platform (DTP) team in Foundry TD works closely with the technology team to maximize the value proposition of the technology for our customers thru Design Technology Co-Optimization (DTCO) and delivers the Process Design Kits (PDKs) and Foundational IP (FIP) that designers need to support their product design work and fully leverage the technology. The DTP organization scope includes technology design rules and models, technology and IP testchips, Process Design Kits (PDKs) and Foundational IP. The FIP Platform team is responsible for defining FIP Platform requirements and performing Platform testing and FIP integration QA. ### About the Role You will be part of FIP Platform and QA team, participating in FIP Integration QA work which may include reference designs development using Intel-designed Foundational IPs. You will utilize industry standard tools to implement these designs from RTL to GDS. You will perform all aspects of the SoC design flow on these designs to ensure that the Foundation IP meet stringent quality requirements. Additional responsibilities for this position include: Scripting and automation of the physical design and debug flows. Running internal IP QA flows on Foundation IP. Development of new IP-level quality checks. Interaction with EDA tool vendors to debug issues and develop QA flows. Interaction with our internal Foundation IP development teams to summarize and debug issues. Apply data analytics and AI/ML techniques to optimize execution processes, improve coverage and quality. #dtpmy "Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to our staffing team at malaysia.staffing@intel.com." ### Qualifications Bachelor of Engineering degree or a Master of Science degree in Electronic, Electrical or Computer Engineering, or equivalent. The ideal candidate should exhibit behavioral traits that indicate: Solid interpersonal skills including written verbal and presentation communications. Highly organized with the ability to prioritize and multi-task effectively. Excellent analytical and problem-solving skills. Effective team player with continuous learning mindset High motivation and results orientation Job Type: Intel Contract Employee Shift: Shift 1 (Malaysia) ### Primary Location Malaysia, Penang Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. - Job posting details (such as work model, location or time type) are subject to change. ### ADDITIONAL INFORMATION - Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter. ## At a glance - Posted by the employer: Sep 30, 2026 - First seen by OpenNash: Oct 11, 2026 - Last checked: Oct 18, 2026 - Listed for: 18 days - Location: Malaysia, Penang[Apply on Intel’s careers site →](https://intel.wd1.myworkdayjobs.com/External/job/Malaysia-Penang/Graduate-Talent--Physical-Design-Engineer-_JR0287624) ## More jobs at Intel ### [CPU Design Verification Engineer](https://jobs.opennash.com/companies/intel/jobs/96b4290bcef17eca2671/) Malaysia, Penang ### [E-Core (Atom) CPU Layout Design Engineer](https://jobs.opennash.com/companies/intel/jobs/5fd12a284edfb238d36a/) Malaysia, Penang ### [E-Core CPU Design Automation Engineer](https://jobs.opennash.com/companies/intel/jobs/285cce13eff092655f80/) Malaysia, Penang ### [E-core CPU Clock Design Engineer](https://jobs.opennash.com/companies/intel/jobs/63e4d5f651fd5c1d642e/) Malaysia, Penang ## Similar jobs at other companies ### [SoC Physical Design](https://jobs.opennash.com/companies/qualcomm/jobs/6fa8868af60ff8c39891/) Qualcomm · Bangalore, India ### [Internship - Physical Design & Integration](https://jobs.opennash.com/companies/airbus/jobs/026674141eabccc39ba9/) AIRBUS · Bangalore Area ### [CPU Physical Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/27bd54e804c3da2d6519/) Qualcomm · Bangalore, India ### [Physical Design Engineer II](https://jobs.opennash.com/companies/microsoft/jobs/2d7f9c2e826bc117df12/) Microsoft · India, Karnataka, Bangalore OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)