[Skip to main content](#main-content) [ OpenNash ](https://opennash.com/) / [Jobs](https://jobs.opennash.com/) [ 01 Search jobs](https://jobs.opennash.com/search/)[ 02 Companies](https://jobs.opennash.com/explore/)[ 03 Hiring report](https://jobs.opennash.com/reports/hiring/)[ 04 AI assistants](https://jobs.opennash.com/connect/)[ 05 How it works](https://jobs.opennash.com/methodology/) Intel · Malaysia, Penang # Logic Design Engineer Malaysia, Penang Design Listed on Intel’s official careers site. Posted October 21, 2026. Check that it is still open and apply there. [Apply on Intel’s careers site →](https://intel.wd1.myworkdayjobs.com/External/job/Malaysia-Penang/Logic-Design-Engineer_JR0288306) [OpenNash Jobs](https://jobs.opennash.com/) / [Intel](https://jobs.opennash.com/companies/intel/) / Logic Design Engineer ## Job description ### Job Details Job Description: Devices Development Group Malaysia (DDG-MYS) Client SoC Team is seeking highly motivated engineering talent to join Intel’s next-generation Client SoC development team as a SoC RTL/Logic Staff Design Engineer. In this role, you will contribute to Intel’s latest Client product families, helping build world-changing technology that reaches people around the globe. ### Key Responsibilities Own DDG internal IP RTL design and development or integrate high-performance and high-bandwidth IP into Client SoC platforms. Define, implement, and deliver new IP features, change requests, and feature enhancements. Drive IP-to-SoC handoff quality, ensuring design completeness, compliance, and readiness for downstream integration. Perform logic and RTL integration into SoC, including power intent definition, signal handling across power planes and clock domains, and delivery of front-end collateral for system and software integration. Develop design solutions and collaborate closely with verification teams to validate functionality, features, and integration readiness. Execute front-end quality checks across RTL static analysis, synthesizability, timing and power convergence, netlist quality, formal equivalence verification, and related design quality milestones. Interpret power specifications and translate power requirements into design considerations, analysis plans, and measurable checks. Support power estimation, analysis, rollup, and convergence. Investigate power issues, identify root causes, and recommend design or flow solutions. ### Qualifications Bachelor or Master Degree in Electrical and Electronic Engineering, Computer Engineering, Computer Science, or a related discipline, with at least 3 years of experience in IP or SoC RTL/Logic Design. Strong knowledge of one or more of the following areas: IP/subsystem architecture, I/O architecture, and industry-standard high-speed bus protocols. SoC/ASIC design methodology and industry-standard front-end development practices. SoC fabric and interconnect design. RTL design using Verilog and SystemVerilog. Industry front-end and RTL tools, flows, and design methodologies. Experience using AI tools or AI-assisted engineering workflows to improve RTL/Logic development productivity, including design exploration, code generation, review, debug, documentation, and front-end quality checks. Ability to orchestrate efficient development workflows by combining domain expertise, automation, scripting, AI-assisted tools, and structured engineering practices to accelerate delivery while maintaining design quality. Pre-silicon or post-silicon lab debug and power-on experience. Excellent communication, collaboration, problem-solving, and teamwork skills. ### Job Type Experienced Hire Shift: Shift 1 (Malaysia) ### Primary Location Malaysia, Penang Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will require an on-site presence. - Job posting details (such as work model, location or time type) are subject to change. ### ADDITIONAL INFORMATION - Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter. ## At a glance - Posted by the employer: Oct 21, 2026 - First seen by OpenNash: Oct 25, 2026 - Last checked: Nov 1, 2026 - Listed for: 11 days - Location: Malaysia, Penang[Apply on Intel’s careers site →](https://intel.wd1.myworkdayjobs.com/External/job/Malaysia-Penang/Logic-Design-Engineer_JR0288306) ## Hiring at Intel - Open jobs: 801 - New in the last 7 days: After two weekly collections - Tracked since: Jul 10, 2026 [All Intel jobs](https://jobs.opennash.com/companies/intel/) · [Weekly hiring report](/reports/hiring/) ## More jobs at Intel ### [DFT Design Engineering Intern](https://jobs.opennash.com/companies/intel/jobs/29384ab926f8c98e09d5/) Malaysia, Penang ### [E-Core CPU Design Automation Engineer](https://jobs.opennash.com/companies/intel/jobs/285cce13eff092655f80/) Malaysia, Penang ### [E-core CPU Clock Design Engineer](https://jobs.opennash.com/companies/intel/jobs/63e4d5f651fd5c1d642e/) Malaysia, Penang ### [E-core CPU Design Manager](https://jobs.opennash.com/companies/intel/jobs/122cb855d7014624c9d9/) Malaysia, Penang ## Similar jobs at other companies ### [Software Engineer - C++ / Digital Logic Design](https://jobs.opennash.com/companies/siemens/jobs/afc168c9cc5c1ae44fbb/) Siemens ### [Senior Logic Design Engineer - Microsoft Azure](https://jobs.opennash.com/companies/microsoft/jobs/218c1b875656e03bca74/) Microsoft · Israel, Haifa, Multiple Locations ### [Lead Logic Design Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/6dd333afd34ce9ded283/) Astera Labs · Bengaluru OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. [ OpenNash ](https://opennash.com/) AI-native services firm that builds custom software and 24/7 AI agents. OpenNash Jobs is an OpenNash Applied AI project. [Book time with OpenNash](https://calendly.com/opennash/new-meeting?hide_gdpr_banner=1) Jobs - [Search jobs](https://jobs.opennash.com/search/) - [Companies](https://jobs.opennash.com/explore/) - [Hiring report](https://jobs.opennash.com/reports/hiring/) - [AI assistants](https://jobs.opennash.com/connect/) - [How it works](https://jobs.opennash.com/methodology/) OpenNash - [opennash.com](https://opennash.com/) - [Services](https://opennash.com/ai-agent-consulting/) - [OpenNash CX](https://opennash.com/cx/) - [AI Tools](https://opennash.com/ai-tools/) - [Blog](https://opennash.com/blog/) - [About](https://opennash.com/about/) Contact - [hello@opennash.com](mailto:hello@opennash.com) - [LinkedIn](https://www.linkedin.com/company/opennash) - [Support](https://jobs.opennash.com/support/) - [Privacy](https://jobs.opennash.com/privacy/) - [Terms](https://jobs.opennash.com/terms/) © 2026 OpenNash, Inc. Company names and public job postings belong to their respective owners. Employers control source availability and application decisions.