[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Infosys jobs](https://jobs.opennash.com/companies/infosys/) · [Search jobs](/search/)

Infosys · Burnaby, Vancouver

# Technology Lead- Analog Layout

Burnaby, Vancouver Manager or lead 

Last seen on Infosys’s official careers site on July 30, 2026; it may have closed since.
[Apply on Infosys’s careers site →](https://digitalcareers.infosys.com/global-careers/company-job/description/reqid/148984BR)

[OpenNash Jobs](https://jobs.opennash.com/) / [Infosys](https://jobs.opennash.com/companies/infosys/) / Technology Lead- Analog Layout

## Job description

Infosys is hiring for Analog layout. You will work along our layout engineers and RF designers to build detailed transistor-level layout of RF and analog circuit blocks including bandgap/bias/LDO, ADC/DAC, baseband filters, modulators, power amplifiers, PLL, LO generation, LNA, and Mixer. You will also be responsible to provide highly quality layout to pass our verification flows including extraction, DRC, LVS, and DFM checking.

Layout quality will be reviewed for power/gnd routing, electromigration, signal path check, di Aerential and IQ matching, and signal coupling.

### Required Qualifications

Candidate must be located within commuting distance of Vancouver BC, Canada or be willing to relocate to the area. This position may require travel in Canada. Bachelor’s degree or foreign equivalent required from an accredited institution. Will also consider three years of progressive experience in the specialty in lieu of every year of education. At least 4 years of Information Technology experience. Candidates authorized to work for any employer in the Canada without employer-based visa sponsorship are welcome to apply.

Infosys is unable to provide immigration sponsorship for this role at this time.

### Minimum Qualifications
- FinFET experience, N5/N3/N2 or more advanced. 5+ Experience in custom RF/analog layout for analog or RF transceivers with extensive knowledge of deep sub-micron CMOS. High level proficiency in interpretation of CALIBRE DRC, ERC, LVS, etc. Knowledge of CADENCE layout tools, like Virtuoso Layout XL.
- Knowledgeable in layout techniques for device matching, minimizing parasitics, RF shielding, and high frequency routing. Solid understanding of RC delay, electromigration, and coupling. Understanding of guard rings, DNW, PN junctions, and advanced process eAects such as LOD, WPE, etc.

Excellent communication skills and able to co-work with designers. The job may also entail sitting as well as working at a computer for extended periods of time. Candidates should be able to effectively communicate by telephone, email, and face to face. Estimated annual compensation range for the candidate based in the below location will be: BC- $90450 to $ 136500

### About Us

Infosys is a global leader in next-generation digital services and consulting.

We enable clients in more than 50 countries to navigate their digital transformation. With over four decades of experience in managing the systems and workings of global enterprises, we expertly steer our clients through their digital journey. We do it by enabling the enterprise with an AI-powered core that helps prioritize the execution of change. We also empower the business with agile digital at scale to deliver unprecedented levels of performance and customer delight.

Our always-on learning agenda drives their continuous improvement through building and transferring digital skills, expertise, and ideas from our innovation ecosystem. EEO Infosys provides equal employment opportunities to applicants and employees without regard to race; color; sex; gender identity; sexual orientation; religious practices and observances; national origin; pregnancy, childbirth, or related medical conditions; status as a protected veteran or spouse/family member of a protected veteran; or disability.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Jul 30, 2026
- Last checked: Jul 30, 2026
- Listed for: Under a day
- Location: Burnaby, Vancouver[Apply on Infosys’s careers site →](https://digitalcareers.infosys.com/global-careers/company-job/description/reqid/148984BR)

## More jobs at Infosys

### [Technology Lead - React Native](https://jobs.opennash.com/companies/infosys/jobs/e1508632bc047c49df06/)

Burnaby, Vancouver

### [Technology Lead- Memory Layout](https://jobs.opennash.com/companies/infosys/jobs/ffba6ca856a95e11d99d/)

Burnaby, Vancouver

### [.Net Fullstack Architect](https://jobs.opennash.com/companies/infosys/jobs/d6272d548af47c3533a9/)

Charlotte, NC, Houston, TX, Phoenix, AZ, Raleigh, Richardson, Tempe

### [AI Application Architect](https://jobs.opennash.com/companies/infosys/jobs/20ccc3b7eb260c98a890/)

Hong Kong

### [AI Architect](https://jobs.opennash.com/companies/infosys/jobs/f2c909336c5d2d7527ed/)

Blue Ash, OH, Cincinnati, Hartford, CT, Indianapolis, IN, Phoenix, AZ, Raleigh, NC, Richardson, TX

## Similar jobs at other companies

### [Staff Engineer Analog Layout](https://jobs.opennash.com/companies/infineon-technologies/jobs/dae39b856c85418d4dfc/)

Infineon Technologies · Hanoi

### [Staff Engineer Analog Layout](https://jobs.opennash.com/companies/infineon-technologies/jobs/a6206d71c9dd6693d96d/)

Infineon Technologies · Penang

### [Analog Layout Engineer - FinFET Technology](https://jobs.opennash.com/companies/capgemini/jobs/2247f120d925b6aebc25/)

Capgemini · Ampelokipoi, Athens, Thessaloniki/Steliou Kazantzidi

### [Analog Layout Engineer (FinFET technology)](https://jobs.opennash.com/companies/capgemini/jobs/7817b690df7caf15d7c9/)

Capgemini · Fundão, Lisboa - Expo, VNG - Cais Gaia

### [Senior Analog Mixed-Signal IC Layout Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/221d9e3fe5624daf8663/)

Astera Labs · Singapore City

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)