[Skip to main content](#main-content)

[ OpenNash ](https://opennash.com/) / [Jobs](https://jobs.opennash.com/) [ 01 Search jobs](https://jobs.opennash.com/search/)[ 02 Companies](https://jobs.opennash.com/explore/)[ 03 Hiring report](https://jobs.opennash.com/reports/hiring/)[ 04 AI assistants](https://jobs.opennash.com/connect/)[ 05 How it works](https://jobs.opennash.com/methodology/)

IBM · Bangalore, IND

# Senior Logic Design Engineer

Bangalore, IND Senior individual contributor Design 

Listed on IBM’s official careers site. Posted October 30, 2026. Check that it is still open and apply there.
[Apply on IBM’s careers site →](https://ibm.dejobs.org/jobs/24FBD0A1C0AA48CCBBB3E8024FF670C5/)

[OpenNash Jobs](https://jobs.opennash.com/) / [IBM](https://jobs.opennash.com/companies/ibm/) / Senior Logic Design Engineer

## Job description

### Introduction

At IBM Infrastructure & Technology, we design and operate the systems that keep the world running. From high-resiliency mainframes and hybrid cloud platforms to networking, automation, and site reliability. Our teams ensure the performance, security, and scalability that clients and industries depend on every day. Working in Infrastructure & Technology means tackling complex challenges with curiosity and collaboration. You’ll work with diverse technologies and colleagues worldwide to deliver resilient, future-ready solutions that power innovation.

With continuous learning, career growth, and a supportive culture, IBM provides the opportunities to build expertise and shape the infrastructure that drives progress. Your role and responsibilities '- Lead the micro-architecture, design and development of Instruction Sequencing Unit for high-performance Processor CPU of IBM Systems.
- Micro-Architect and design Instruction Dispatch to Issue queues, Register Renaming for Out of Order Execution, Issue instructions to Execution Pipelines, Reordering Buffers for completion of a high performance processor CPU - Develop the features, present the proposed architecture in the High level design discussions
- Estimate the overall effort to develop the feature.
- Estimate silicon area and wire usage for the feature.
- Develop micro-architecture, Design RTL, Collaborate with other Core units, Verification, DFT, Physical design, Timing, FW, SW teams to develop the feature
- Signoff the Pre-silicon Design that meets all the functional, area and timing goals
- Participate in post silicon lab bring-up and validation of the hardware
- Lead a team of engineers, guide and mentor team members, represent as Logic Design Lead in global forums. Required technical and professional expertise '- 8-15 or more years of demonstrated experience in micro-architecting and designing Instruction Dispatch unit of CPU - Hands of experience of implementing Issue Queues, Register renaming and forwarding, Reordering Buffer and Pipeline flush/exception handling
- Deep expertise in Out of Order, Super Scalar, Multi-Threaded Core Architecture and ISA - Experience with high frequency, instruction pipeline designs
- At least 1 generation of Processor Core silicon bring up experience
- In depth understanding of industry microprocessor designs (e.g., x86, ARM, or RISC-V processor designs)
- Proficiency of RTL design with Verilog or VHDL Preferred technical and professional experience
- Knowledge of Instruction Decode, Memory and Execution units
- Knowledge of verification principles and coverage
- High-level knowledge of Linux operating system
- Knowledge of one object oriented language and scripting language
- Understanding of Agile development processes
- Experience with DevOps design methodologies and tools

### Advanced Static Timing
- Deep understanding of static timing and its application in chip logic development can be advantageous in driving business results.

### Front-end Processing Expertise
- Familiarity with front-end processing and its role in chip logic development can be valuable in shaping the future of cognitive systems logic design.

### Post-Si debug
- Familiarity with Post-Si debugs is preferable.

### Performance & Power Analysis
- Familiarity with analysing Performance & Power Tools data and coming up with features solving PPA issues. IBM is committed to creating a diverse environment and is proud to be an equal-opportunity employer.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, gender, gender identity or expression, sexual orientation, national origin, caste, genetics, pregnancy, disability, neurodivergence, age, veteran status, or other characteristics. IBM is also committed to compliance with all fair employment practices regarding citizenship and immigration status.

## At a glance
- Posted by the employer: Oct 30, 2026
- First seen by OpenNash: Nov 2, 2026
- Last checked: Nov 2, 2026
- Listed for: 3 days
- Location: Bangalore, IND[Apply on IBM’s careers site →](https://ibm.dejobs.org/jobs/24FBD0A1C0AA48CCBBB3E8024FF670C5/)

## More jobs at IBM

### [Chip Design Integration Engineer](https://jobs.opennash.com/companies/ibm/jobs/2d8f98b3f367b531f1bb/)

Bangalore, IND

### [IO Design Architecture Expert](https://jobs.opennash.com/companies/ibm/jobs/76c2d502278fb2c966a6/)

Bangalore, IND

### [Lead Analog Circuit Design Engineer](https://jobs.opennash.com/companies/ibm/jobs/4248dd40d9dbd1295d2e/)

Bangalore, IND

### [Linux Test Engineer](https://jobs.opennash.com/companies/ibm/jobs/ddb00e0928ff4243e0be/)

Bangalore, IND

### [Logic Design Engineer](https://jobs.opennash.com/companies/ibm/jobs/9bc5fd8dbe5acfacb5fa/)

Bangalore, IND

## Similar jobs at other companies

### [Software Engineer - C++ / Digital Logic Design](https://jobs.opennash.com/companies/siemens/jobs/afc168c9cc5c1ae44fbb/)

Siemens 

### [Senior Logic Design Engineer - Microsoft Azure](https://jobs.opennash.com/companies/microsoft/jobs/218c1b875656e03bca74/)

Microsoft · Israel, Haifa, Multiple Locations

### [Lead Logic Design Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/6dd333afd34ce9ded283/)

Astera Labs · Bengaluru

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

[ OpenNash ](https://opennash.com/)

AI-native services firm that builds custom software and 24/7 AI agents.

OpenNash Jobs is an OpenNash Applied AI project.
[Book time with OpenNash](https://calendly.com/opennash/new-meeting?hide_gdpr_banner=1)

Jobs
- [Search jobs](https://jobs.opennash.com/search/)
- [Companies](https://jobs.opennash.com/explore/)
- [Hiring report](https://jobs.opennash.com/reports/hiring/)
- [AI assistants](https://jobs.opennash.com/connect/)
- [How it works](https://jobs.opennash.com/methodology/)

OpenNash
- [opennash.com](https://opennash.com/)
- [Services](https://opennash.com/ai-agent-consulting/)
- [OpenNash CX](https://opennash.com/cx/)
- [AI Tools](https://opennash.com/ai-tools/)
- [Blog](https://opennash.com/blog/)
- [About](https://opennash.com/about/)

Contact
- [hello@opennash.com](mailto:hello@opennash.com)

- [LinkedIn](https://www.linkedin.com/company/opennash)

- [Support](https://jobs.opennash.com/support/)

- [Privacy](https://jobs.opennash.com/privacy/)

- [Terms](https://jobs.opennash.com/terms/)

© 2026 OpenNash, Inc. Company names and public job postings belong to their respective owners. Employers control source availability and application decisions.