[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All GlobalFoundries jobs](https://jobs.opennash.com/companies/globalfoundries/) · [Search jobs](/search/)

GlobalFoundries · Richardson, TX

# Staff Engineer, Analog Design

Richardson, Texas, United States of America Senior individual contributor $88,000.00 - $154,000.00 Design 

Listed on GlobalFoundries’s official careers site. Posted September 18, 2026. Check that it is still open and apply there.
[Apply on GlobalFoundries’s careers site →](https://careers.gf.com/careers/job/563980769955972)

[OpenNash Jobs](https://jobs.opennash.com/) / [GlobalFoundries](https://jobs.opennash.com/companies/globalfoundries/) / Staff Engineer, Analog Design

## Job description

We are seeking a motivated Analog Design Engineer with 2–3 years of experience to contribute to the design and development of high-performance analog and mixed-signal IP. The ideal candidate will take ownership of block-level design while working closely with senior engineers on architecture and system-level integration. This role provides the opportunity to build upon strong fundamentals and expand into full design ownership, including silicon validation and cross-functional collaboration across global teams.

### Title

Staff Engineer, Analog Design (2–3 Years Experience) About GlobalFoundries GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the technologies and systems that transform industries and give customers the power to shape their markets.

For more information, visit www.gf.com.

### Key Responsibilities
- Design and develop key analog and mixed-signal IP blocks such as:
- Amplifiers (op-amps, instrumentation amps)
- Comparators
- Data converters (SAR, delta-sigma, pipeline familiarity)
- Bandgap references and regulators (LDO, DC-DC basics)
- Monitoring circuits (POR, power-good, etc.)
- Contribute to architecture discussions and design tradeoff analysis with senior team members
- Perform transistor-level schematic design, simulation, and verification using industry-standard EDA tools

### Analyze circuit performance across PVT conditions including
- Corner simulations
- Monte Carlo mismatch analysis
- Noise and reliability considerations
- Work closely with layout engineers to ensure parasitic-aware design and performance closure
- Support and contribute to design reviews and verification planning
- Participate in silicon bring-up, validation, and debugging activities
- Collaborate across disciplines including layout, verification, and SoC integration teams
- Generate clear documentation for design specifications, simulations, and validation results

### Other Responsibilities
- Perform all activities in a safe and responsible manner and support Environmental, Health, Safety & Security requirements and programs
- Mentorship of junior design/layout engineers in design best practices and effective collaboration

### Required Qualifications
- Bachelor’s or master’s degree in electrical engineering or related field
- 2–3 years of experience in analog or mixed-signal IC design

### Solid understanding of analog design fundamentals
- Device operation, biasing, gain, bandwidth
- Stability and compensation
- Noise, mismatch, and process variation
- Experience with transistor-level design and simulation in CMOS technologies
- Familiarity with industry-standard EDA tools (Cadence Virtuoso, Spectre, etc.)
- Ability to run and analyze simulations across PVT and variability conditions
- Strong analytical and debugging skills
- Basic scripting skills (Python, MATLAB, or similar) are a plus
- Good communication and documentation skills
- Ability to work effectively in cross-functional, global teams

### Preferred Qualifications
- Experience designing one or more analog blocks from spec to simulation (partial or full ownership)
- Exposure to silicon validation and lab debugging
- Familiarity with layout concepts and parasitic effects
- Experience with low-power design techniques
- Exposure to advanced nodes such as Bulk CMOS, FDSOI, or FinFET
- Experience contributing to tape out or silicon-proven designs Expected Salary Range $88,000.00 - $154,000.00 The exact Salary will be determined based on qualifications, experience and location.

If you need a reasonable accommodation for any part of the employment process, please contact us by email at usaccommodations@gf.com and let us know the nature of your request and your contact information. Requests for accommodation will be considered on a case-by-case basis. Please note that only inquiries concerning a request for reasonable accommodation will be responded to from this email address. An offer with GlobalFoundries is conditioned upon the successful completion of pre-employment conditions, as applicable, and subject to applicable laws and regulations.

GlobalFoundries is fully committed to equal opportunity in the workplace and believes that cultural diversity within the company enhances its business potential. GlobalFoundries goal of excellence in business necessitates the attraction and retention of highly qualified people. Artificial barriers and stereotypic biases detract from this objective and may be illegally discriminatory. All policies and processes which pertain to employees including recruitment, selection, training, utilization, promotion, compensation, benefits, extracurricular programs, and termination are created and implemented without regard to age, ethnicity, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, sexual orientation, gender identity or expression, veteran status, or any other characteristic or category specified by local, state or federal law

## At a glance
- Posted by the employer: Sep 18, 2026
- First seen by OpenNash: Jul 13, 2026
- Last checked: Oct 20, 2026
- Listed for: 99 days
- Location: Richardson, Texas, United States of America
- Pay: $88,000.00 - $154,000.00[Apply on GlobalFoundries’s careers site →](https://careers.gf.com/careers/job/563980769955972)

## More jobs at GlobalFoundries

### [ATE HW Design Technical Leader](https://jobs.opennash.com/companies/globalfoundries/jobs/b85e1f456ea5e6ca6934/)

Richardson, Texas, United States of America

### [IP & Design Engineering Intern](https://jobs.opennash.com/companies/globalfoundries/jobs/30dbd8d427df332f841e/)

Richardson, Texas, United States of America

### [SoC Design Verification Engineer (2026 New College Graduate)](https://jobs.opennash.com/companies/globalfoundries/jobs/916274754d941c79f96c/)

Richardson, Texas, United States of America

### [Sr Engineer Design](https://jobs.opennash.com/companies/globalfoundries/jobs/a4c7eac758eed5f41cb5/)

Richardson, Texas, United States of America

### [Sr. Staff Engineer, Analog Design](https://jobs.opennash.com/companies/globalfoundries/jobs/a0c5a70ff43d3a22c105/)

Richardson, Texas, United States of America

## Similar jobs at other companies

### [Senior Staff Engineer Analog Design](https://jobs.opennash.com/companies/infineon-technologies/jobs/978bd11a5859289c112a/)

Infineon Technologies · Morrisville, NC, USA

### [Senior Staff Engineer, Analog Mixed Signal Design](https://jobs.opennash.com/companies/infineon-technologies/jobs/5bcb6b66b7e1a74b1acf/)

Infineon Technologies · Irvine, CA

### [HyperLynx Analog Simulation Engineer, Staff - Orlando, FL](https://jobs.opennash.com/companies/lockheed-martin/jobs/ddc0c4f35a8df0391a00/)

Lockheed Martin · Orlando, FL

### [RF/Analog IC Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/d795da32bfac7d6b0897/)

Qualcomm · Santa Clara, California, United States of America

### [Analog/Mixed Signal ASIC Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/798ef1101649c25b5f1d/)

Qualcomm · San Diego, California, United States of America

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)