[Skip to main content](#main-content) [ OpenNash ](https://opennash.com/) / [Jobs](https://jobs.opennash.com/) [ 01 Search jobs](https://jobs.opennash.com/search/)[ 02 Companies](https://jobs.opennash.com/explore/)[ 03 Hiring report](https://jobs.opennash.com/reports/hiring/)[ 04 AI assistants](https://jobs.opennash.com/connect/)[ 05 How it works](https://jobs.opennash.com/methodology/) GlobalFoundries · Hyderabad, Telangāna, India # Senior Principal Engineer, SoC Design Verification Hyderabad, Telangāna, India Senior individual contributor Design Listed on GlobalFoundries’s official careers site. Posted October 23, 2026. Check that it is still open and apply there. [Apply on GlobalFoundries’s careers site →](https://careers.gf.com/careers/job/563980770949538) [OpenNash Jobs](https://jobs.opennash.com/) / [GlobalFoundries](https://jobs.opennash.com/companies/globalfoundries/) / Senior Principal Engineer, SoC Design Verification ## Job description About GlobalFoundries GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries make possible the technologies and systems that transform industries and give customers the power to shape their markets. For more information, visit www.gf.com. Introduction GlobalFoundries is seeking a Senior Principal SoC Design Verification Engineer to serve as a senior technical authority for verification of custom System-on-Chip designs. The successful candidate will define strategy for the most complex verification initiatives, solve critical problems of exceptional complexity, drive innovation across programs, and influence cross-functional technical direction and execution. This position is well suited to a highly accomplished verification leader with exceptional breadth and depth, a sustained record of leading high-impact initiatives, and the ability to convert ambiguous product, architecture, and organizational challenges into scalable verification strategies with measurable business impact. Successful candidates are trusted senior technical authorities who combine hands-on technical depth, strategic judgment, innovation, influence across organizational boundaries, and sustained development of experienced technical leaders. ### Essential Responsibilities - Define verification strategy, architecture, and signoff criteria for the most complex SoC programs, multiple interdependent technical areas, or a portfolio of related designs. - Lead high-impact technical initiatives that are critical to business and functional objectives, including strategy, planning, risk management, and execution alignment across organizations. - Architect scalable verification platforms, methodologies, reference models, assertions, coverage solutions, and automation strategies for adoption across multiple programs. - Establish verification readiness and quality frameworks, drive closure of critical risks, and provide evidence-based signoff recommendations to senior engineering and program leadership. - Solve critical, novel, and nonrecurring problems of exceptional complexity and establish systematic approaches that prevent recurrence across products and teams. - Lead cross-functional, cross-site, and multi-program resolution of critical issues with architecture, RTL design, firmware, DFT, emulation, physical design, and post-silicon teams. - Initiate and drive transformative technical innovation and continuous-improvement initiatives with measurable quality, productivity, cost, schedule, or business impact. - Coach and mentor senior engineers and technical leaders, shape technical direction, and serve as a key technical advisor to functional and program leadership. ### Other Responsibilities - Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs. ### Required Qualifications - Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field with 8+ years of relevant industry experience; OR Bachelor's degree in a related field with 11+ years of relevant industry experience. - Demonstrated exceptional mastery and breadth in SoC design verification and recognition as a senior technical authority across multiple programs or technical areas. - Expert-level experience using SystemVerilog, UVM, constrained-random verification, functional coverage, and SystemVerilog assertions. - Advanced scripting, automation, and data-analysis experience using Python, Tcl/Tk, Perl, Shell, or equivalent languages. - Extensive experience with EDA verification, debug, and signoff tools in a UNIX design environment. - Demonstrated success defining strategy and leading high-impact technical initiatives across complex programs and organizational boundaries. - Demonstrated ability to solve critical problems of exceptional complexity through innovative, scalable, and sustainable approaches. - Ability to influence senior cross-functional leadership, communicate complex tradeoffs, and drive alignment on technical direction and investment priorities. - Demonstrated ability to coach senior engineers and technical leaders and elevate technical capability across teams and programs. ### Preferred Qualifications - Experience with power-aware verification using UPF, including isolation, retention, and power-state transitions. - Experience with a CPU architecture such as RISC-V, Arm, or MIPS. - Experience with common SoC protocols or interfaces such as AXI, AHB, APB, SPI, I²C, or UART. - Experience with UVM RAL, SystemRDL, IP-XACT, or register-model generation flows. - Experience with formal verification, gate-level simulation, emulation, FPGA prototyping, or hardware/software co-verification. - C or C++ experience related to embedded software, test development, or reference models. GlobalFoundries is an equal opportunity employer, cultivating a diverse and inclusive workforce. We believe having a multicultural workplace enhances productivity, efficiency and innovation whilst our employees feel truly respected, valued and heard. As an affirmative employer, all qualified applicants are considered for employment regardless of age, ethnicity, marital status, citizenship, race, religion, political affiliation, gender, sexual orientation and medical and/or physical abilities. All offers of employment with GlobalFoundries are conditioned upon the successful completion of background checks, medical screenings as applicable and subject to the respective local laws and regulations. ### Information about our benefits you can find here [https://gf.com/about-us/careers/opportunities-asia](https://gf.com/about-us/careers/opportunities-asia) ## At a glance - Posted by the employer: Oct 23, 2026 - First seen by OpenNash: Oct 27, 2026 - Last checked: Nov 3, 2026 - Listed for: 11 days - Location: Hyderabad, Telangāna, India[Apply on GlobalFoundries’s careers site →](https://careers.gf.com/careers/job/563980770949538) ## Hiring at GlobalFoundries - Open jobs: 682 - New in the last 7 days: After two weekly collections - Tracked since: Jul 13, 2026 [All GlobalFoundries jobs](https://jobs.opennash.com/companies/globalfoundries/) · [Weekly hiring report](/reports/hiring/) ## More jobs at GlobalFoundries ### [PMTS ASIC Digital Design IP ENGINEERING](https://jobs.opennash.com/companies/globalfoundries/jobs/975c04e2eed8fdb426a3/) Hyderabad, Telangāna, India ### [AI CPU Design Engineer](https://jobs.opennash.com/companies/globalfoundries/jobs/5697861763bbd5b8543a/) Bangalore, Karnataka, India, Pune, Maharashtra, Hyderabad, Telangāna ### [CPU IP Design & Verification Engineer – RISC-V (2027 New College Graduate)](https://jobs.opennash.com/companies/globalfoundries/jobs/4a06450f0841fce8dbad/) Austin, Texas, United States of America, Santa Clara, California ### [CPU IP Design & Verification Intern – RISC-V Processor Development (Summer 2027)](https://jobs.opennash.com/companies/globalfoundries/jobs/e74873bf3ca2a8111421/) Austin, Texas, United States of America, Santa Clara, California ### [Circuit Design Intern, Master's or PhD (Summer 2027)](https://jobs.opennash.com/companies/globalfoundries/jobs/61d62609f4e623fd37cd/) Austin, Texas, United States of America ## Similar jobs at other companies ### [SOC Design Implementation Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/513d09de480da31dd6d4/) Qualcomm · Hyderabad, Telangāna, India ### [Senior SOC Analyst/ SOC Lead](https://jobs.opennash.com/companies/ntt/jobs/2fb3db3738fb53c543a8/) NTT · Hyderabad, Telangāna, India ### [Principal SOC Performance Verification Engineer](https://jobs.opennash.com/companies/microsoft/jobs/4978befbe1d83beb7e57/) Microsoft · India, Karnataka, Bangalore OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. [ OpenNash ](https://opennash.com/) AI-native services firm that builds custom software and 24/7 AI agents. OpenNash Jobs is an OpenNash Applied AI project. [Book time with OpenNash](https://calendly.com/opennash/new-meeting?hide_gdpr_banner=1) Jobs - [Search jobs](https://jobs.opennash.com/search/) - [Companies](https://jobs.opennash.com/explore/) - [Hiring report](https://jobs.opennash.com/reports/hiring/) - [AI assistants](https://jobs.opennash.com/connect/) - [How it works](https://jobs.opennash.com/methodology/) OpenNash - [opennash.com](https://opennash.com/) - [Services](https://opennash.com/ai-agent-consulting/) - [OpenNash CX](https://opennash.com/cx/) - [AI Tools](https://opennash.com/ai-tools/) - [Blog](https://opennash.com/blog/) - [About](https://opennash.com/about/) Contact - [hello@opennash.com](mailto:hello@opennash.com) - [LinkedIn](https://www.linkedin.com/company/opennash) - [Support](https://jobs.opennash.com/support/) - [Privacy](https://jobs.opennash.com/privacy/) - [Terms](https://jobs.opennash.com/terms/) © 2026 OpenNash, Inc. Company names and public job postings belong to their respective owners. Employers control source availability and application decisions.