[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All General Dynamics jobs](https://jobs.opennash.com/companies/general-dynamics/) · [Search jobs](/search/) General Dynamics · Scottsdale, AZ # Advanced ASIC FPGA Design Engineer | General Dynamics Scottsdale, AZ, US Full-time Design Listed on General Dynamics’s official careers site. Posted September 17, 2026. Check that it is still open and apply there. [Apply on General Dynamics’s careers site →](https://www.gd.com/careers/advanced-asic-fpga-design-engineer-scottsdale-az-us-2026-75058-gdms-opportunity) [OpenNash Jobs](https://jobs.opennash.com/) / [General Dynamics](https://jobs.opennash.com/companies/general-dynamics/) / Advanced ASIC FPGA Design Engineer | General Dynamics ## Job description Responsibilities for this Position Advanced ASIC FPGA Design Engineer ID: 2026-75058 US-AZ-Scottsdale Required Clearance: Secret Posted Date: 9/17/2026 Category: Engineering-Software Employment Type: Full Time Hiring Company: General Dynamics Mission Systems, Inc. ### Basic Qualifications Bachelor's degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 5 years of relevant experience; or Master's degree plus a minimum of 3 years of relevant experience. ### CLEARANCE REQUIREMENTS Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required. Responsibilities for this Position ### What You'll Do Architect and implement high-performance FPGA designs in VHDL and/or Verilog targeting Xilinx and Microchip device families. - Perform synthesis, place-and-route, and timing closure using Vivado or Libero, including advanced techniques such as pipelining, register retiming, floorplanning, and physical optimization - Develop and execute block-level simulations using QuestaSim/ModelSim with code coverage analysis (statement, branch, condition, expression) - Create self-checking testbenches for correctness verification - Design high-speed interfaces for inter-module communication and system integration - Collaborate with systems engineers, software developers, and verification engineers in an Agile development environment - Participate in design reviews, peer code reviews, and documentation of design specifications and interface control documents - Contribute to CI/CD pipeline development for automated synthesis, simulation regression, and coverage tracking - Support integration and lab bring-up activities, including on-target FPGA debug using ILAs and JTAG-based tools ### Required Qualifications - Strong proficiency in VHDL and/or Verilog/SystemVerilog for synthesizable RTL design Hands-on experience with Xilinx Vivado Design Suite or Microchip Libero for synthesis, implementation, and timing analysis Experience targeting Xilinx and Microchip device families - Ability to achieve timing closure on designs at 300+ MHz clock rates Experience with FPGA simulation tools (QuestaSim or ModelSim) - Proficiency in writing self-checking testbenches with automated pass/fail determination Understanding of high-speed digital design principles: pipelining, clock domain crossing (CDC), metastability mitigation, and synchronous design Experience with AXI-Stream, AXI4, or similar on-chip bus protocols - Ability to read and interpret timing reports, utilization summaries, and critical-path analysis output - Strong written and verbal communication skills for design documentation and technical presentations S. Citizenship and ability to obtain/maintain a Secret security clearance ### Preferred Qualifications Experience with cryptographic algorithm implementation in hardware (AES, GCM, SHA, ECC, RSA, or similar) ### Experience with high-speed serial interfaces PCIe, Ethernet (10G/25G/100G), Fibre Channel, Aurora, or GTY/GTM transceivers Experience with CI/CD pipelines for FPGA development (GitLab CI) including automated synthesis and regression testing Proficiency in scripting languages (Tcl, Python, Bash) for build automation and design flow scripting Experience with version control systems (GitLab) and collaborative development workflows Experience with Xilinx IP cores: FIFO Generator, Clock Wizard, MIG/DDR controllers, DMA/Bridge subsystems Experience with embedded processors in FPGA (MicroBlaze, Zynq PS, Versal AI Engine) #CJ3 Salary Note This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled. Combined Salary Range USD $135,396.00 - USD $150,205.00 /Yr. Company Overview General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team! Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans PI287158401 ## At a glance - Posted by the employer: Sep 17, 2026 - First seen by OpenNash: Oct 19, 2026 - Last checked: Oct 19, 2026 - Listed for: 32 days - Location: Scottsdale, AZ, US - Employment type: Full-time[Apply on General Dynamics’s careers site →](https://www.gd.com/careers/advanced-asic-fpga-design-engineer-scottsdale-az-us-2026-75058-gdms-opportunity) ## More jobs at General Dynamics ### [Senior Digital Design Engineer](https://jobs.opennash.com/companies/general-dynamics/jobs/0a68d564e4cc2006abf5/) Scottsdale, AZ, US ### [Senior Digital Hardware Designer](https://jobs.opennash.com/companies/general-dynamics/jobs/327ee989c19ac2e999c6/) Scottsdale, AZ, US ### [Advanced ASIC FPGA Engineer- (Sign-on Bonus Available)](https://jobs.opennash.com/companies/general-dynamics/jobs/1a5da4652af53ee94d5d/) Scottsdale, AZ, US ### [Advanced ASIC FPGA Verification Engineer for Crypto and Cross Domain Solutions | General Dynamics](https://jobs.opennash.com/companies/general-dynamics/jobs/d490a16fb8b3385c9045/) Scottsdale, AZ, US ### [Advanced Contracts Specialist | General Dynamics](https://jobs.opennash.com/companies/general-dynamics/jobs/00585796a3fdcc12f185/) Scottsdale, AZ, US ## Similar jobs at other companies ### [ASIC & FPGA Design Engineer - E2](https://jobs.opennash.com/companies/lockheed-martin/jobs/4510ab87f7a931bd10e6/) Lockheed Martin · Liverpool, NY ### [ASIC & FPGA Design Engineer Sr](https://jobs.opennash.com/companies/lockheed-martin/jobs/90d5256c62b52a8fdb0d/) Lockheed Martin · Boulder, CO ### [FPGA Firmware Engineer / FPGA Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/44db9bb8d5725623875a/) Qualcomm · San Diego, California, United States of America ### [Principal Engineer - FPGA/ASIC Design](https://jobs.opennash.com/companies/rolls-royce-holdings/jobs/72384403f7c9fad58ad9/) Rolls-Royce Holdings · Washington D.C. RRNA Headquarters ### [ASIC/FPGA Design Verification Engineer (Teradyne, N. Reading, MA)](https://jobs.opennash.com/companies/teradyne/jobs/ff8eaeb7bf45e670d265/) Teradyne · North Reading, MA, US [Jobs in Scottsdale, AZ](/locations/us/az/scottsdale/)[Jobs in Arizona](/locations/us-az/)[Design jobs](/functions/design/) OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)