[Skip to main content](#main-content)

[ OpenNash ](https://opennash.com/) / [Jobs](https://jobs.opennash.com/) [ 01 Search jobs](https://jobs.opennash.com/search/)[ 02 Companies](https://jobs.opennash.com/explore/)[ 03 Hiring report](https://jobs.opennash.com/reports/hiring/)[ 04 AI assistants](https://jobs.opennash.com/connect/)[ 05 How it works](https://jobs.opennash.com/methodology/)

Cisco Systems · Bangalore, India

# ASIC Design Verification Engineer | UVM | Exp 8+ Years

Bangalore, India Full-time Design 

Listed on Cisco Systems’s official careers site. Posted May 14, 2026. Check that it is still open and apply there.
[Apply on Cisco Systems’s careers site →](https://careers.cisco.com/global/en/job/CISCISGLOBAL2006928EXTERNALENGLOBAL/ASIC-Design-Verification-Engineer-UVM-Exp-8-Years)

[OpenNash Jobs](https://jobs.opennash.com/) / [Cisco Systems](https://jobs.opennash.com/companies/cisco-systems/) / ASIC Design Verification Engineer | UVM | Exp 8+ Years

## Job description

Define, design and verify ASIC and ASIC subsystems to be deployed in a range of Cisco platforms. Contribute to a multi-disciplined engineering team to meet the power, performance, and area goals for products. Design, document, and develop ASIC subsystems for release in high volume and quality. Help define the process, methods, and tools for design and implementation of complex developments. You will contribute to developing Cisco’s product solutions by crafting industry-leading sophisticated chips, with full exposure to all aspects of our systems and applications, including silicon, hardware, software, telemetry, and security.

Specific responsibilities include:
- Architect block, cluster and top-level DV environment infrastructure.
- Develop DV infrastructure from scratch.
- Maintain and improve existing DV environments.
- Develop test plans and tests for qualifying design at block, cluster and higher-level environments with mix of constraint random and advised stimulus.
- Ensure complete verification coverage through implementation and review of code and functional coverage.
- Ensure RTL quality with qualifying the design with Gate Level Simulations on netlist.
- Collaborate closely with designers, architects, and software teams to address and debug issues during post-silicon bring-up, ensuring seamless integration and efficient performance.
- Support testing of design in emulation.
- Lead all aspects of and manage the ASIC bring-up process.

### Minimum Qualifications
- Bachelor’s Degree with 7+ years of relevant ASIC design verification experience.
- Masters Degree with 5+ years of relevant ASIC design verification experience.
- Proficient in ASIC verification using UVM/System Verilog.
- Proficient in verifying sophisticated blocks, clusters and top level for ASIC.
- Experience building test benches from scratch, hands on experience with System Verilog constraints, structures and classes.
- Scripting experience with Perl and/or Python.

### Preferred Qualifications
- Experience with Forwarding logic/Parsers/P4.
- Experience with Veloce/Palladium/Zebu/HAPS.
- Formal verification (iev/vc formal) knowledge.
- Demonstrated ability on one or more protocols (PCIe, Ethernet, RDMA, TCP).

Why Cisco? At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions.

Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you.

## At a glance
- Posted by the employer: May 14, 2026
- First seen by OpenNash: Jul 10, 2026
- Last checked: Nov 1, 2026
- Listed for: 171 days
- Location: Bangalore, India
- Employment type: Full-time[Apply on Cisco Systems’s careers site →](https://careers.cisco.com/global/en/job/CISCISGLOBAL2006928EXTERNALENGLOBAL/ASIC-Design-Verification-Engineer-UVM-Exp-8-Years)

## More jobs at Cisco Systems

### [AI Infrastructure Engineer - GoLang, Kubernetes, Dockers, Linux - 8-12 years](https://jobs.opennash.com/companies/cisco-systems/jobs/d7b4e9feb0a817fbd8ff/)

Bangalore, India

### [ASIC Design Engineer | Exp 8+ Years](https://jobs.opennash.com/companies/cisco-systems/jobs/3753d0ed137804958e37/)

Bangalore, India

### [ASIC Design Verification Engineer - 5 years to 13Years - Bangalore](https://jobs.opennash.com/companies/cisco-systems/jobs/8af1aa221a16d7e81760/)

Bangalore, India

### [ASIC Engineering Analog Design Leader | high-speed optical transceiver circuits (modulator drivers, TIAs, CDRs, PLLs, ADC/DAC) | 10+ years](https://jobs.opennash.com/companies/cisco-systems/jobs/2c32b7f33352ae771e44/)

Bangalore, India

## Similar jobs at other companies

### [NOC Design Verification Engineers (Engineer/Sr Engineer)](https://jobs.opennash.com/companies/qualcomm/jobs/012c5b47fdde2230c018/)

Qualcomm · Bangalore, India

### [BT - Design Verification Sr Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/8a4545cadb1eb8810d4d/)

Qualcomm · Bangalore, India

### [ASIC Engineer Intern, Design Verification](https://jobs.opennash.com/companies/meta-platforms/jobs/43d8aede4f46318eebe6/)

Meta Platforms · Bangalore, India

### [ASIC Engineer, Design Verification](https://jobs.opennash.com/companies/meta-platforms/jobs/e2678a18475219c46218/)

Meta Platforms · Bangalore, India

### [Experienced ASIC Verification Engineer](https://jobs.opennash.com/companies/sandisk/jobs/2e3bfeb099c126455dc1/)

Sandisk 

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

[ OpenNash ](https://opennash.com/)

AI-native services firm that builds custom software and 24/7 AI agents.

OpenNash Jobs is an OpenNash Applied AI project.
[Book time with OpenNash](https://calendly.com/opennash/new-meeting?hide_gdpr_banner=1)

Jobs
- [Search jobs](https://jobs.opennash.com/search/)
- [Companies](https://jobs.opennash.com/explore/)
- [Hiring report](https://jobs.opennash.com/reports/hiring/)
- [AI assistants](https://jobs.opennash.com/connect/)
- [How it works](https://jobs.opennash.com/methodology/)

OpenNash
- [opennash.com](https://opennash.com/)
- [Services](https://opennash.com/ai-agent-consulting/)
- [OpenNash CX](https://opennash.com/cx/)
- [AI Tools](https://opennash.com/ai-tools/)
- [Blog](https://opennash.com/blog/)
- [About](https://opennash.com/about/)

Contact
- [hello@opennash.com](mailto:hello@opennash.com)

- [LinkedIn](https://www.linkedin.com/company/opennash)

- [Support](https://jobs.opennash.com/support/)

- [Privacy](https://jobs.opennash.com/privacy/)

- [Terms](https://jobs.opennash.com/terms/)

© 2026 OpenNash, Inc. Company names and public job postings belong to their respective owners. Employers control source availability and application decisions.