[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Cisco Systems jobs](https://jobs.opennash.com/companies/cisco-systems/) · [Search jobs](/search/)

Cisco Systems · Milpitas, CA

# PCB Design Engineer – System Lead, Signal Integrity, and System Architecture (Onsite)

Milpitas, California, United States of America On-site Full-time Manager or lead $194,600.00 - $328,600.00 Design 

Listed on Cisco Systems’s official careers site. Posted October 17, 2026. Check that it is still open and apply there.
[Apply on Cisco Systems’s careers site →](https://careers.cisco.com/global/en/job/CISCISGLOBAL2026355EXTERNALENGLOBAL/PCB-Design-Engineer-System-Lead-Signal-Integrity-and-System-Architecture-Onsite)

[OpenNash Jobs](https://jobs.opennash.com/) / [Cisco Systems](https://jobs.opennash.com/companies/cisco-systems/) / PCB Design Engineer – System Lead, Signal Integrity, and System Architecture (Onsite)

## Job description

The application window is expected to close on: 01/28/2027 This position requires that you live within commuting distance of our Milpitas, CA office and commute to the lab 5 days per week. Meet the Team Cisco Silicon One (#CiscoSiliconOne) is a business organization with a long track record of building complex and high-performance Silicon ASICs. Our silicon devices drive the world’s most complex networks and carry over 90% of IP traffic.

Cisco Silicon One is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio. We are a highly specialized ASIC team with experts in all aspects of advanced IC package design and heterogeneous system integration.

Our substrates use the latest 2.5D fanout technologies for large-scale integration, using the latest signaling and data transfer technologies. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry! The Cisco Service Provider Routing Hardware Engineering team develops next-generation hardware by adhering to IEEE standards and industry best practices.

Our engineers drive innovation across the full product lifecycle, serving as IP architects, creators, and solution integrators who manage products from concept to production. We design a new class of high-performance routers for the Internet of the future: Cisco 8000 Series routers. These cloud-enhanced systems are powered by Cisco Silicon One ASICs and deliver the scale, performance, and efficiency required by critical infrastructure.

You will collaborate with board design, ASIC, signal integrity, power, software, mechanical, thermal, manufacturing, systems, and supplier teams to define, design, validate, and release high-performance networking products. Your Impact As a Senior Technical Lead Hardware Board Design Engineer, you will be a recognized expert who shapes multi-year hardware architecture, design standards, and technical strategy for major networking products.

You will lead high-impact, cross-functional initiatives, resolve the most complex technical problems, and influence senior leaders through clear engineering judgment and compelling technical decisions. This is an individual contributor role with enterprise-level influence; it does not require people management. Define long-term hardware architecture, power-delivery strategy, design standards, and technology roadmaps for high-performance networking systems.

Lead major, multi-disciplinary hardware initiatives from early concept through product release and customer delivery. Act as a senior escalation point for novel or high-risk architectural, signal integrity, power integrity, reliability, field, and manufacturing issues. Develop and communicate technical strategies that align multiple business units and engineering disciplines. Establish reusable methods, constraints, verification practices, and quality standards for board design.

Guide senior engineers and technical leaders through architecture reviews, design tradeoffs, and complex investigations. Represent hardware engineering in executive reviews, strategic supplier discussions, standards activities, and selected external technical engagements. Anticipate industry and technology shifts and recommend investments in future hardware capabilities. Drive decisions using simulations, laboratory evidence, product data, and a clear understanding of business impact.

### Minimum Qualifications

Bachelor’s degree in Electrical Engineering or Computer Engineering and 11+ years of experience, or Master’s in Electrical Engineering or Computer Engineering and 7+ years of related experience, or PhD in Electrical Engineering or Computer Engineering and 4+ years of related experience.

### End-to-End System Design

Experience in hardware board design and system architecture—taking products from concept through production—for high-performance systems, including PCIe, Ethernet, DDR, SerDes, and advanced thermal/EMI management.

### Technical Validation & Tools

Experience with high-speed digital design, signal and power integrity, power distribution, and reliability testing, supported by hands-on use of Cadence design tools and advanced lab instrumentation (oscilloscopes, logic/spectrum analyzers).

### Strategic Leadership & Delivery

Experience leading complex, multi-site, and cross-functional engineering initiatives, partnering with silicon vendors and contract manufacturers to solve high-impact, ambiguous technical challenges at scale.

### Preferred Qualifications

Systems Architecture: Experience with advanced networking systems, ASICs, FPGAs, high-speed memory, multi-gigabit SerDes, and advanced packaging.

### Specialized Technologies

Experience in co-packaged/near-packaged optics, signal/power integrity budget analysis, ultra-high-speed signaling, and next-generation power delivery.

### Technical Proficiency

Hands-on experience with Cadence (Concept/Allegro), HyperLynx, ANSYS, Keysight ADS, and advanced lab equipment (VNA, TDR, high-bandwidth oscilloscopes, protocol analyzers).

### Automation

Experience with creating test scripts using Python to streamline validation and design tasks.

### Problem-Solving

Analytical, methodical approach to decomposing complex issues, evaluating empirical evidence, and documenting clear, actionable conclusions.

### Collaboration

History of working effectively within cross-functional teams to drive initiatives forward.

### Leadership & Influence

History of influencing senior technical and business leaders across organizational boundaries, underpinned by exceptional written, verbal, and executive-level communication skills. Dedicated to driving excellence through the mentorship of senior engineering talent.

### Innovation & Industry Impact

A record of delivering large-scale products and technical innovations, evidenced by a history of patents, influential publications, and active standards participation. Committed to advancing the field through strategic thought leadership.

### Education

Master’s degree or Ph.D. in Electrical Engineering, Computer Engineering, or a related field. Why Cisco? At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you.

Message to applicants applying to work in the U.S. and/or Canada: The starting salary range posted for this position is $194,600.00 to $285,700.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits. Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training.

The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process. U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance.

Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time. U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies: 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by

Cisco Non-exempt employees receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations) 80 hours of sick time off provided on hire date and each

January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next Additional paid time away may be requested to deal with critical or emergency issues for family members Optional 10 paid days per full calendar year to volunteer For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:.75% of incentive target for each 1% of revenue attainment up to 50% of quota; 1.5% of incentive target for each 1% of attainment between 50% and 75%; 1% of incentive target for each 1% of attainment between 75% and 100%; and Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid. The applicable full salary ranges for this position, by specific state, are listed below: New York City Metro Area: $194,600.00 - $328,600.00 Non-Metro New York state & Washington state: $179,000.00 - $294,000.00 * For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.

Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.

## At a glance
- Posted by the employer: Oct 17, 2026
- First seen by OpenNash: Oct 18, 2026
- Last checked: Oct 18, 2026
- Listed for: 1 day
- Location: Milpitas, California, United States of America
- Work arrangement: On-site
- Employment type: Full-time
- Pay: $194,600.00 - $328,600.00[Apply on Cisco Systems’s careers site →](https://careers.cisco.com/global/en/job/CISCISGLOBAL2026355EXTERNALENGLOBAL/PCB-Design-Engineer-System-Lead-Signal-Integrity-and-System-Architecture-Onsite)

## More jobs at Cisco Systems

### [PCB Design Engineer - High-speed](https://jobs.opennash.com/companies/cisco-systems/jobs/c7bfc8433cecb6d0d023/)

Milpitas, California, United States of America

### [System Hardware Board Design Engineering Lead (PCB) (Onsite)](https://jobs.opennash.com/companies/cisco-systems/jobs/6931d37975c05575f69c/)

Milpitas, California, United States of America

### [Distinguished Software Engineer, AI Software & Platform (Hybrid)](https://jobs.opennash.com/companies/cisco-systems/jobs/c969f0a01ee040ace6f0/)

Milpitas, California, United States of America

### [Electrical Engineering Technical Leader (Onsite)](https://jobs.opennash.com/companies/cisco-systems/jobs/b0952ac72caf67a002e0/)

Milpitas, California, United States of America

## Similar jobs at other companies

### [PCB Layout Design Engineer](https://jobs.opennash.com/companies/lockheed-martin/jobs/223f969626c59a23169e/)

Lockheed Martin · Orlando, FL

### [PCB Design Engineer](https://jobs.opennash.com/companies/general-dynamics/jobs/19c8ca326ab1dcf31bb6/)

General Dynamics · Pittsfield, MA, US

### [PCB Design Engineering Section Lead](https://jobs.opennash.com/companies/bae-systems/jobs/338a39d43c07b4b50b25/)

BAE Systems · Hudson, New Hampshire, United States

### [Flight Test Instrumentation System Design Engineer - Level 2](https://jobs.opennash.com/companies/lockheed-martin/jobs/340e1f8b6d8d6fe2a897/)

Lockheed Martin · Fort Worth, TX

### [Hardware System Design Engineer, Senior or Staff](https://jobs.opennash.com/companies/qualcomm/jobs/e6d2d49eb820f4816d72/)

Qualcomm · San Diego, California, United States of America

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)
