[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Capgemini jobs](https://jobs.opennash.com/companies/capgemini/) · [Search jobs](/search/)

Capgemini

# Senior Physical Design Engineer

Thessaloniki/Steliou Kazantzidi, Athinai Senior individual contributor Design 

Listed on Capgemini’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Capgemini’s careers site →](https://www.capgemini.com/jobs/555243-en_GB+sap_btp)

[OpenNash Jobs](https://jobs.opennash.com/) / [Capgemini](https://jobs.opennash.com/companies/capgemini/) / Senior Physical Design Engineer

## Job description

Your role Responsible for all aspects of Physical Design in full chip or block level in extremely advanced technologies nodes (10nm and below)In deep Floorplanning, partitioning/budgeting, power mesh distribution, clock tree planning and analysis, Scan re-ordering, placement, CTS, place and route.Cover all relevant activities related to timing analysis (closure through sign-off including SI/noise) ECO tasks (both functional and timing)

### In charge with all validation/qualification tasks

Formal Verification, EM/IR, DRC, LVS, Antenna, ERC analysis and fixesBe part of the overall Low Power solution development and implementationDevelop/enhance timing related scripts for clock skew analysis, critical path analysis, various IO interfaces, constraints partitioning/budgeting (from toplevel to block level)Complete multiple design cycles of high complexity with little supervisionDesired qualifications/skills 8+ years in challenging RTL2GDSII work done on 10nm or below nodes with 500k –1million+ instances in designsPower user of

PnR and timing analysis CAD tools from Synopsys and/or CadenceGood knowledge of synthesis flow, insertDFT scan/coverage and optimizationExcellent floorplan, power plan, CTS, place, route, and timing closure skillsProficiency using Perl/TCL/Python scripting and MakefileExpertise in timing STA/PTSI – signal integrity closure, ECO generation/implementation skillExcellent EM/IR, DRC, LVS, ERC analysis and fixing skillsExperience with sign-off tape-out closure workAny top level – floor planning, pin assignment – tape out activities is a plusWe offer

Competitive Salary & BenefitsRespect for your private life and your choicesAll tools required for high performance in your fieldResponsible approach, long-term commitments, and stability

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 11, 2026
- Last checked: Oct 18, 2026
- Listed for: 7 days
- Location: Thessaloniki/Steliou Kazantzidi, Athinai[Apply on Capgemini’s careers site →](https://www.capgemini.com/jobs/555243-en_GB+sap_btp)

## More jobs at Capgemini

### [Senior Digital Designer](https://jobs.opennash.com/companies/capgemini/jobs/023bfec69dacbda5d67b/)

Thessaloniki/Steliou Kazantzidi, Athinai

### [(Senior) Manager Public CX Transformation (w/m/d)](https://jobs.opennash.com/companies/capgemini/jobs/1d07c002f185dd29cecf/)

Berlin, Frankfurt am Main, Hamburg, Köln, München, Stuttgart

### [AAA Design](https://jobs.opennash.com/companies/capgemini/jobs/79efab9fbef17bc7c5c5/)

Lisboa - Expo, VNG - Cais Gaia, Fundão, Évora

### [AI Adoption and Solutions Lead](https://jobs.opennash.com/companies/capgemini/jobs/cb2fd36262352c66bc37/)

Manchester, Birmingham, Woking, Bristol, London

### [AI Engineer - Design Systems](https://jobs.opennash.com/companies/capgemini/jobs/72dd14681953cf4ecd0c/)

Stockholm

## Similar jobs at other companies

### [CPU Physical Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/27bd54e804c3da2d6519/)

Qualcomm · Bangalore, India

### [NPU Physical Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/916f75702172388c2ee7/)

Qualcomm · Bangalore, India

### [Physical Design Engineer II](https://jobs.opennash.com/companies/microsoft/jobs/2d7f9c2e826bc117df12/)

Microsoft · India, Karnataka, Bangalore

### [Silicon Physical Design CAD Engineer](https://jobs.opennash.com/companies/microsoft/jobs/d047141045a6e2b56e7a/)

Microsoft · India, Karnataka, Bangalore

### [Senior Staff Engineer Physical Design and Methodology (f/m/div)](https://jobs.opennash.com/companies/infineon-technologies/jobs/46bbe226ff31021fb81f/)

Infineon Technologies · Munich

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)