[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Capgemini jobs](https://jobs.opennash.com/companies/capgemini/) · [Search jobs](/search/)

Capgemini

# Design Verification Engineer

Ampelokipoi, Athens, Thessaloniki/Steliou Kazantzidi Design 

Listed on Capgemini’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Capgemini’s careers site →](https://www.capgemini.com/jobs/449114-en_GB+sap_btp)

[OpenNash Jobs](https://jobs.opennash.com/) / [Capgemini](https://jobs.opennash.com/companies/capgemini/) / Design Verification Engineer

## Job description

About the RoleWe are looking for a highly skilled Design Verification Engineer with strong expertise in System Verilog, UVM methodology, and hands-on experience with DDR protocols. In this role, you will be a key contributor to verifying complex, high-performance digital IP and SoC designs used in next‑generation semiconductor products.You'll collaborate closely with architects, designers, and fellow verification engineers to ensure robust, high‑quality designs that meet stringent performance and reliability requirements.Key

Responsibilities Develop and maintain UVM-based verification environments for digital IP and subsystemsCreate detailed test plans, testbench components, sequences, and functional coverage modelsExecute verification at block, subsystem, and system levelsDebug design and verification issues using waveform viewers and simulation toolsWork with design and architecture teams to review specifications and identify corner casesDrive improvements in verification methodology, automation, and overall efficiencyVerify and validate DDR memory controller or PHY interfaces, ensuring compliance with standardsPerform regressions and ensure high-quality coverage closureRequired

QualificationsBachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field5+ years of hands-on experience in ASIC/FPGA design verificationStrong skills in SystemVerilog and UVM methodologySolid understanding of digital design fundamentalsProven experience with DDR protocol verification (DDR3, DDR4, LPDDR4/5, or DDR5)Proficiency with simulation, regression, and debugging tools (e.g., VCS, Questa, Incisive)Excellent problem‑solving and communication skills

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Aug 1, 2026
- Last checked: Oct 18, 2026
- Listed for: 78 days
- Location: Ampelokipoi, Athens, Thessaloniki/Steliou Kazantzidi[Apply on Capgemini’s careers site →](https://www.capgemini.com/jobs/449114-en_GB+sap_btp)

## More jobs at Capgemini

### [Analog Layout Engineer - FinFET Technology](https://jobs.opennash.com/companies/capgemini/jobs/2247f120d925b6aebc25/)

Ampelokipoi, Athens, Thessaloniki/Steliou Kazantzidi

### [RF Analog Layout Engineer - FinFET Technology](https://jobs.opennash.com/companies/capgemini/jobs/98458ccdf1d8c2cd81f6/)

Ampelokipoi, Athens, Thessaloniki/Steliou Kazantzidi

### [Senior DfT Engineer](https://jobs.opennash.com/companies/capgemini/jobs/f6d64bbe3cee8d8fbc2b/)

Ampelokipoi, Athens, Thessaloniki/Steliou Kazantzidi

### [(Senior) Manager Public CX Transformation (w/m/d)](https://jobs.opennash.com/companies/capgemini/jobs/1d07c002f185dd29cecf/)

Berlin, Frankfurt am Main, Hamburg, Köln, München, Stuttgart

### [AAA Design](https://jobs.opennash.com/companies/capgemini/jobs/79efab9fbef17bc7c5c5/)

Lisboa - Expo, VNG - Cais Gaia, Fundão, Évora

## Similar jobs at other companies

### [Design Verification Engineer](https://jobs.opennash.com/companies/siemens/jobs/3469736e66b7ab53255d/)

Siemens 

### [NOC Design Verification Engineers (Engineer/Sr Engineer)](https://jobs.opennash.com/companies/qualcomm/jobs/012c5b47fdde2230c018/)

Qualcomm · Bangalore, India

### [Design Verification Engineer II](https://jobs.opennash.com/companies/microsoft/jobs/e0e64d6ed7ea9cff1d03/)

Microsoft · India, Karnataka, Bangalore

### [BT - Design Verification Sr Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/8a4545cadb1eb8810d4d/)

Qualcomm · Bangalore, India

### [Principal Formal Design Verification Engineer](https://jobs.opennash.com/companies/microsoft/jobs/77157c255f58687bb52b/)

Microsoft · India, Karnataka, Bangalore

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)