[Skip to main content](#main-content)

[ OpenNash ](https://opennash.com/) / [Jobs](https://jobs.opennash.com/) [ 01 Search jobs](https://jobs.opennash.com/search/)[ 02 Companies](https://jobs.opennash.com/explore/)[ 03 Hiring report](https://jobs.opennash.com/reports/hiring/)[ 04 AI assistants](https://jobs.opennash.com/connect/)[ 05 How it works](https://jobs.opennash.com/methodology/)

Capgemini

# Senior Engineer Semicon - DV, RTL, PD, DFT

Brasov, Bucharest, Bucuresti, Cluj-Napoca, Iasi, BUCHARESTSEIMAFOF, BUH, RO, Timisoara Senior individual contributor Operations 

Listed on Capgemini’s official careers site. Listed as of November 8, 2026. Check that it is still open and apply there.
[Apply on Capgemini’s careers site →](https://www.capgemini.com/jobs/582955-en_GB+sap_btp)

[OpenNash Jobs](https://jobs.opennash.com/) / [Capgemini](https://jobs.opennash.com/companies/capgemini/) / Senior Engineer Semicon - DV, RTL, PD, DFT

## Job description

### About Capgemini

At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world’s most innovative companies unleash their potential. From autonomous cars to life-saving robots, our digital and software technology experts think outside the box as they provide unique R&D and engineering services across all industries. Join us for a career full of opportunities.

Where you can make a difference. Where no two days are the same.Your role:DV role: Own verification of IP’s and SoC’s in prototype and SoC design environmentEstablish functional and performance benchmarksLead the definition, execution, and continuous improvement of a robust design verification (DV) methodology and tools flow across different verification platformsIP and SoC design verification (DV), from the RTL level to emulation, resulting in fully functional and performant IP’s/SoC’s.

### Your profile

Sound basics of system Verilog, and good experience in constrained Random and Coverage Driven Verification with UVM/OVMExperience in creating any UVC components or sequences is mustBasic knowledge on at least two of these: AHB/AXI, PCIe/CXL, USB, DDR, Serial protocols, Processor Verification etc. Expertise in one protocol is a must for Senior and above.Should be comfortable in updating the existing verification environment for feature updates. (bring-up/Architect UVM based Test bench from Scratch is a strong plus)EDA simulation/debugging tools agnosticGood knowledge of Perl/TCL/Python scriptingDomain expertise on any one of these for senior and above: CPU processor/server, multimedia, automotive, Ethernet, Mobile.

### RTL role

Own feasibility studies for defining the system architecture, requirements, and external interfacesDevelop microarchitecture and logic design in collaboration with functional leads to deliver design from architecture to tape-outPerform RTL coding, Lint checks, CDC tests, and creating timing constraint filesWork closely with Synthesis, STA, PD, and DFT teams to meet all functional requirements, performance, power, and area goalsDevelop flows and tools as necessary in support of design activities.Your profile:8+ year experience in VLSI designBSC/MSC in

Electrical/Computer engineeringStrong Verilog/System Verilog or VHDL skillsExperience in defining microarchitecture and design of complex design unitsSoC design experienceProficient in advanced design practices (Lint, CDC, and Low Power Design)Proficient with the various backend tools (synthesis and STA)Familiar with CPU (ARM, RISC-V, or x86) instruction setProficiency using Perl/C/Python scripting and programming Verification methodologies understandingGood communication and interpersonal skills.

### PD role

Responsible for all aspects of Physical Design in full chip or block level in extremely advanced technologies nodes (10nm and below)In deep Floorplanning, partitioning/budgeting, power mesh distribution, clock tree planning and analysis, Scan re-ordering, placement, CTS, place and routeCover all relevant activities related to timing analysis (closure through sign-off including SI/noise) ECO tasks (both functional and timing)

### In charge with all validation/qualification tasks

Formal Verification, EM/IR, DRC, LVS, Antenna, ERC analysis and fixesBe part of the overall Low Power solution development and implementationDevelop/enhance timing related scripts for clock skew analysis, critical path analysis, various IO interfaces, constraints partitioning/budgeting (from top-level to block level)Complete multiple design cycles of high complexity with little supervision.Your profile:8+ years (desirable) in challenging RTL2GDSII work done on 10nm or below nodes with 500k –1million+ instances in designsPower user of

PnR and timing analysis CAD tools from Synopsys and/or CadenceGood knowledge of synthesis flow, insertDFT scan/coverage and optimizationExcellent floorplan, power plan, CTS, place, route, and timing closure skillsProficiency using Perl/TCL/Python scripting and MakefileExpertise in timing STA/PTSI – signal integrity closure, ECO generation/implementation skillExcellent EM/IR, DRC, LVS, ERC analysis and fixing skillsExperience with sign-off tape-out closure workAny top level – floor planning, pin assignment – tape out activities is a plus.

### DFT role

DfT implementation inline with existing test methodology for advance process nodesPerform top and/or block-level DFT insertion: scan compression, (i)JTAG, ATPG, patterns validation/simulation, MBIST/LBISTClosely work with physical design team to resolve timing constraints/issuesVerify DFT circuitry and interface with other components/IPs and debug timing simulation issuesDebug and improve important DfT KPIs: test coverage/pattern efficiencyHierarchical retargetingSilicon bring-up, diagnosis and support for physical failure analysis.

### Your profile

6+ years of hands-on experience with DFT and test flows with commercial EDA tools for large and complex SOCsStrong fundamental knowledge of DFT techniques including JTAG, ATPG, yield learning, logic diagnosis, Scan compression, IEEE 1500 Std. and MBIST/LBISTExperience with one of the main EDAs providers: Synopsys DFT Complier, Tetramax, VCS, Tessent and Modus/Encounter tool suiteExperience in RTL simulation, synthesis, Linting, CDC and RDC checks, STA, DFT, quality metrics is a plusHands-on in Perl/Tcl/Python scripting Excellent analytical, and problem-solving skills.

### What Will You Love About Working Here

Collaborative and Inclusive Culture: You’ll work alongside passionate engineers striving to provide the best service to our clients and communities with shared interests and identities, in a dynamic environment involving teams spread across different global locations.

### Flexibility and Growth

Enjoy flexible working hours and access to a wide range of professional development opportunities, including training programs, learning platforms and certifications. Whether you're diving into Generative AI, data science, or sustainability, our digital campus supports your learning journey every step of the way;Comprehensive Benefits: Benefit from an attractive package including medical services, eye glasses coverage, Benefit online, meal tickets, Employee Assistance Program (covering financial, legal, and emotional matters), and the Employee Share Option Plan.Capgemini Romania is an equal opportunity employer.

We promote equality and dignity in all aspects of recruitment and employment, and all offers of employment and promotions are made on the basis of performance, competence and ability.About CAPGEMINI:Capgemini is the business transformation partner for enterprises in the age of AI. We help organizations imagine and build an intelligent, sustainable future, combining AI, technology and human ingenuity to transform how they operate, innovate and grow.

With unique end-to-end capabilities spanning strategy, technology, engineering and intelligent operations, we bring together deep industry expertise and market-leading capabilities in AI, cloud and data to turn ambition into measurable business outcomes at scale. Supported by a robust ecosystem of partners and nearly 60 years of expertise, Capgemini is a responsible and diverse global organization of over 410,000 team members in more than 50 countries

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 25, 2026
- Last checked: Nov 8, 2026
- Listed for: 14 days
- Location: Brasov, Bucharest, Bucuresti, Cluj-Napoca, Iasi, BUCHARESTSEIMAFOF, BUH, RO, Timisoara[Apply on Capgemini’s careers site →](https://www.capgemini.com/jobs/582955-en_GB+sap_btp)

## Hiring at Capgemini
- Open jobs: 6,578
- New in the last 7 days: 556
- Tracked since: Aug 1, 2026

[All Capgemini jobs](https://jobs.opennash.com/companies/capgemini/) · [Weekly hiring report](/reports/hiring/)

## More jobs at Capgemini

### [Senior Forward Deployed Engineer](https://jobs.opennash.com/companies/capgemini/jobs/968aa971394000191bc8/)

Sydney

### [Senior Forward Deployed Engineer Insurance (w/m/d)](https://jobs.opennash.com/companies/capgemini/jobs/692123af0bdf6f030889/)

Muenchen, Stuttgart, Koeln, Hamburg, Frankfurt, Hannover, Duesseldorf, Berlin

### [Senior Forward Deployed Engineer(AI/GenAI)](https://jobs.opennash.com/companies/capgemini/jobs/5751625dca682c6327a1/)

London

### [Senior Fullstack Engineer](https://jobs.opennash.com/companies/capgemini/jobs/07296a6ada7198e73486/)

Bogota

### [Senior Functional Safety Engineer](https://jobs.opennash.com/companies/capgemini/jobs/29ea6e05b3acb28630d7/)

Fundão, VNG - Cais Gaia, VNG - Lake Towers

## Similar jobs at other companies

### [Segment Manager - Infrastructure & Semicon](https://jobs.opennash.com/companies/abb/jobs/7820f2af433a9cb5497b/)

ABB · Bangalore, Karnātaka, India

### [Senior Manager Solution Design – Semicon & Data Centre Logistics](https://jobs.opennash.com/companies/deutsche-post/jobs/f94416b690198e77b299/)

Deutsche Post · Bonn, Nordrhein-Westfalen, Germany

### [Semicon Global OM Leader (Korea)](https://jobs.opennash.com/companies/honeywell-international/jobs/da9d0ce55369f9186d93/)

Honeywell International · Korea, Republic of

### [Sr Director Strategic Acc Mgmt - Semicon](https://jobs.opennash.com/companies/honeywell-international/jobs/d6ffe834dd56587d7eb7/)

Honeywell International · Shanghai, China

### [National Air Logistics Semicon Product Manager (m/w/d)](https://jobs.opennash.com/companies/kuehne-nagel-international/jobs/335dfcf369cd971f3533/)

Kuehne & Nagel International · Frankfurt Am Main, Hessen, Germany

[Operations jobs](/functions/operations/)

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

[ OpenNash ](https://opennash.com/)

AI-native services firm that builds custom software and 24/7 AI agents.

OpenNash Jobs is an OpenNash Applied AI project.
[Book time with OpenNash](https://calendly.com/opennash/new-meeting?hide_gdpr_banner=1)

Jobs
- [Search jobs](https://jobs.opennash.com/search/)
- [Companies](https://jobs.opennash.com/explore/)
- [Hiring report](https://jobs.opennash.com/reports/hiring/)
- [AI assistants](https://jobs.opennash.com/connect/)
- [How it works](https://jobs.opennash.com/methodology/)

OpenNash
- [opennash.com](https://opennash.com/)
- [Services](https://opennash.com/ai-agent-consulting/)
- [OpenNash CX](https://opennash.com/cx/)
- [AI Tools](https://opennash.com/ai-tools/)
- [Blog](https://opennash.com/blog/)
- [About](https://opennash.com/about/)

Contact
- [hello@opennash.com](mailto:hello@opennash.com)

- [LinkedIn](https://www.linkedin.com/company/opennash)

- [Support](https://jobs.opennash.com/support/)

- [Privacy](https://jobs.opennash.com/privacy/)

- [Terms](https://jobs.opennash.com/terms/)

© 2026 OpenNash, Inc. Company names and public job postings belong to their respective owners. Employers control source availability and application decisions.