[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Capgemini jobs](https://jobs.opennash.com/companies/capgemini/) · [Search jobs](/search/) Capgemini # VLSI Safety Architect Athinai, Thessaloniki/Steliou Kazantzidi Operations Listed on Capgemini’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there. [Apply on Capgemini’s careers site →](https://www.capgemini.com/jobs/555196-en_GB+sap_btp) [OpenNash Jobs](https://jobs.opennash.com/) / [Capgemini](https://jobs.opennash.com/companies/capgemini/) / VLSI Safety Architect ## Job description Job DescriptionAs a Senior RTL / SoC Functional Safety Engineer, you will play a key role in the development of complex ASIC and SoC solutions, with a strong focus on RTL design, Functional Safety, and system-level integration. In this role you will: Design and implement hardware functionality using RTL (Verilog/SystemVerilog) as the primary development language.Develop and integrate Functional Safety mechanisms at RTL and SoC level in compliance with ISO 26262 requirements.Translate safety requirements into RTL implementations and ensure traceability from requirements to implementation and verification.Configure, integrate, and customize internal and third-party IPs within complex SoC environments.Own and support IP configuration activities, including parameterization, feature enablement, interface configuration, and safety-related settings.Create, maintain, and review IP-level technical documentation, including configuration specifications, integration guidelines, safety assumptions, limitations, and implementation details.Document Functional Safety aspects for each IP, including safety requirements, safety mechanisms, diagnostic features, dependencies, and integration constraints.Work with both internally developed and Black Box IPs, understanding integration, safety, and verification implications.Contribute to SoC architecture definition, subsystem design, and RTL microarchitecture development.Collaborate with Functional Safety, Verification, Design, and System teams to ensure successful implementation of safety requirements.Support fault analysis, safety reviews, and Functional Safety work products throughout the development lifecycle.Participate in silicon development activities from architecture and implementation through integration and product delivery.Consider system-level design aspects, including SoC interactions with PCB-level environments.Your roleStrong experience in ASIC and/or SoC development, gained through successful contributions to complex semiconductor projects.Solid hands-on expertise in RTL design and development using Verilog/SystemVerilog.Experience with System-on-Chip (SoC) architecture, integration, and subsystem development.Practical experience applying Functional Safety principles and ISO 26262 within semiconductor or safety-critical hardware development.Experience implementing, integrating, and documenting safety mechanisms at RTL and system level.Experience with IP integration, IP configuration, and IP customization within complex SoC environments.Ability to create and maintain IP documentation, integration documentation, design specifications, and Functional Safety-related documentation.Understanding of safety requirements allocation to IPs and the documentation required to support safety compliance.Experience working with Black Box IPs and understanding their integration, verification, and safety considerations.Knowledge of CPU architectures such as ARM and/or RISC-V.Familiarity with on-chip communication protocols and interconnects such as AXI and NoC.Understanding of hardware/software interaction within embedded systems.Knowledge of hardware diagnostic concepts, fault detection mechanisms, redundancy schemes, and safety monitoring architectures.Understanding of system-level hardware design considerations, including PCB integration and board-level interactions.Strong communication and stakeholder management skills, with the ability to work effectively in cross-functional engineering teams. ### What You'll Love About Working HereScale & Impact Lead engagements with significant budgets, international teams, and strategic business impact. ### Career Growth Progress through Capgemini’s Engagement Management Certification, from Foundation to elite levels like Club d’Expert. ### Learning & Development Access to dedicated Engagement Manager Curriculum, executive-level training, and personalized learning via our digital platforms. Learn the best and latest work we are developing in Gen AI and Business AI. ### Community & Support Join a global network of 16,000+ Engagement Managers, with local meetups, global events, and peer mentoring. ### Flexibility & Balance Hybrid working policies allow you to manage your time and your work base effectively.Make it real.Capgemini is an AI-powered global business and technology transformation partner, delivering tangible business value. We imagine the future of organizations and make it real with AI, technology and people.With our strong heritage of nearly 60 years, we are a responsible and diverse group of over 420,000 team members in more than 50 countries. We deliver end-to-end services and solutions with our deep industry expertise and strong partner ecosystem, leveraging our capabilities across strategy, technology, design, engineering, and business operations.The Group reported 2025 global revenues of €22.5 billion. | www.capgemini.com ## At a glance - Posted by the employer: Not stated - First seen by OpenNash: Oct 11, 2026 - Last checked: Oct 18, 2026 - Listed for: 7 days - Location: Athinai, Thessaloniki/Steliou Kazantzidi[Apply on Capgemini’s careers site →](https://www.capgemini.com/jobs/555196-en_GB+sap_btp) ## More jobs at Capgemini ### [Senior CAD Semiconductor Engineer](https://jobs.opennash.com/companies/capgemini/jobs/17a9b5d38f7faa4e9e25/) Athinai, Thessaloniki/Steliou Kazantzidi ### [(Senior) Cloud Engineer (w/m/d)](https://jobs.opennash.com/companies/capgemini/jobs/d69f11d66c5629168835/) Muenchen, Stuttgart, Koeln, Hamburg, Frankfurt, Nuernberg, Erfurt, Dortmund, Berlin, Ratingen, Ingolstadt, Wolfsburg ### [(Senior) Cloud Engineer (w/m/d)](https://jobs.opennash.com/companies/capgemini/jobs/93494e171d0dd1908f79/) Muenchen, Stuttgart, Nuernberg, Frankfurt, Hamburg, Duesseldorf ### [(Senior) Cloud Transformation Manager](https://jobs.opennash.com/companies/capgemini/jobs/dbf05302e686f884c1f4/) Diegem ### [(Senior) DevSecOps Engineer (w/m/d)](https://jobs.opennash.com/companies/capgemini/jobs/c60997518ca00005576d/) Muenchen, Stuttgart, Frankfurt, Hamburg, Duesseldorf ## Similar jobs at other companies ### [VLSI Design & System Architect/ Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/4d3d21c50d1e5599d361/) Qualcomm · Chennai, Tamil Nādu, India ### [Staff VLSI Design Engineer, VLSI Design Engineering](https://jobs.opennash.com/companies/sandisk/jobs/2d6d6367d764c12f80ad/) Sandisk ### [Senior Staff Safety Architect (f/m/div)](https://jobs.opennash.com/companies/infineon-technologies/jobs/5e12b54e634038104f56/) Infineon Technologies · Provence ### [Principal VLSI Design Engineer](https://jobs.opennash.com/companies/sandisk/jobs/ed2721a31461fd57b320/) Sandisk ### [VLSI IP Characterization Engineer, Senior to Staff](https://jobs.opennash.com/companies/qualcomm/jobs/3ba5a0c7ee9aef012975/) Qualcomm · Hsinchu City, Taiwan [Operations jobs](/functions/operations/) OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)