[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Capgemini jobs](https://jobs.opennash.com/companies/capgemini/) · [Search jobs](/search/)

Capgemini

# Analog Layout Engineer - FinFET Technology

Ampelokipoi, Athens, Thessaloniki/Steliou Kazantzidi Operations 

Listed on Capgemini’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Capgemini’s careers site →](https://www.capgemini.com/jobs/381329-en_GB+sap_btp)

[OpenNash Jobs](https://jobs.opennash.com/) / [Capgemini](https://jobs.opennash.com/companies/capgemini/) / Analog Layout Engineer - FinFET Technology

## Job description

Job DescriptionWe are seeking an experienced Analog Layout Engineer with strong expertise in FinFET technology. The candidate will design and implement analog layouts for advanced nodes, ensuring compliance with design rules and optimizing for performance, reliability, and manufacturability.Key ResponsibilitiesDevelop analog layouts for circuits such as amplifiers, references, bias blocks, and data converters in

FinFET nodes.Apply best practices for DRC/LVS closure, including advanced tips and tricks for efficient debugging.Perform EM/IR analysis and implement layout changes to meet reliability targets.Address parasitic effects through careful routing, shielding, and post-extraction corrections.Implement matching techniques (common-centroid, interdigitation, dummy devices) for precision circuits.Collaborate with circuit designers to optimize layout for performance and yield.Ensure compliance with color-aware routing and multi-patterning constraints (SADP/SAQP).Job

RequirementsProven experience in FinFET layout design for analog IP.Strong knowledge of LDE effects (WPE, STI, LOD) and mitigation strategies.Proficiency in industry-standard EDA tools (Cadence Virtuoso, Calibre, PVS).Familiarity with parasitic extraction flows and correlation techniques.Understanding of reliability mechanisms (BTI, HCI) and guard-banding in layout.Preferred SkillsExperience with advanced-node design rules and color-aware layout.Knowledge of EM/IR verification methodologies and sign-off flows.Ability to automate layout tasks using SKILL or Python scripts.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Aug 1, 2026
- Last checked: Oct 18, 2026
- Listed for: 78 days
- Location: Ampelokipoi, Athens, Thessaloniki/Steliou Kazantzidi[Apply on Capgemini’s careers site →](https://www.capgemini.com/jobs/381329-en_GB+sap_btp)

## More jobs at Capgemini

### [RF Analog Layout Engineer - FinFET Technology](https://jobs.opennash.com/companies/capgemini/jobs/98458ccdf1d8c2cd81f6/)

Ampelokipoi, Athens, Thessaloniki/Steliou Kazantzidi

### [Senior DfT Engineer](https://jobs.opennash.com/companies/capgemini/jobs/f6d64bbe3cee8d8fbc2b/)

Ampelokipoi, Athens, Thessaloniki/Steliou Kazantzidi

### [Design Verification Engineer](https://jobs.opennash.com/companies/capgemini/jobs/b551c0aa2db70f7fcc6c/)

Ampelokipoi, Athens, Thessaloniki/Steliou Kazantzidi

### [(Senior) Cloud Engineer (w/m/d)](https://jobs.opennash.com/companies/capgemini/jobs/d69f11d66c5629168835/)

Muenchen, Stuttgart, Koeln, Hamburg, Frankfurt, Nuernberg, Erfurt, Dortmund, Berlin, Ratingen, Ingolstadt, Wolfsburg

### [(Senior) Cloud Engineer (w/m/d)](https://jobs.opennash.com/companies/capgemini/jobs/93494e171d0dd1908f79/)

Muenchen, Stuttgart, Nuernberg, Frankfurt, Hamburg, Duesseldorf

## Similar jobs at other companies

### [Staff Engineer Analog Layout](https://jobs.opennash.com/companies/infineon-technologies/jobs/dae39b856c85418d4dfc/)

Infineon Technologies · Hanoi

### [Staff Engineer Analog Layout](https://jobs.opennash.com/companies/infineon-technologies/jobs/a6206d71c9dd6693d96d/)

Infineon Technologies · Penang

### [Senior Analog Mixed-Signal IC Layout Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/221d9e3fe5624daf8663/)

Astera Labs · Singapore City

### [Senior Analog Layout Engineer](https://jobs.opennash.com/companies/ciena/jobs/1620135583ef2d96079e/)

Ciena · Ottawa +1 more

### [Tech Lead Analog Mixed-Signal IC Layout Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/0e396d4d7516da1c993a/)

Astera Labs · Singapore City

[Operations jobs](/functions/operations/)

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)