[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Cadence Design jobs](https://jobs.opennash.com/companies/cadence-design/) · [Search jobs](/search/)

Cadence Design · Shanghai

# Sr Principal Design Engineer

Shanghai Senior individual contributor Design 

Listed on Cadence Design’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/SHANGHAI/Sr-Principal-Design-Engineer_R55577)

[OpenNash Jobs](https://jobs.opennash.com/) / [Cadence Design](https://jobs.opennash.com/companies/cadence-design/) / Sr Principal Design Engineer

## Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

### Job Description

Responsibilities: Working in Cadence Flagship Emulation and Prototyping product line; Responsible for designing, developing, modifying and productizing protocol products like PCIe, advanced Ethernet and many more which are crucial to modern IC design and verification. Perform as individual contributor on protocol projects involving logic RTL design, UVM based verification, board design/debug and documentation etc. Work on complex problems related to protocol or system integration level issues, electrical or timing closure issues, RTL design or verification methodologies.

### Requirements

The position requires MSEE or equivalent, with experience in logic design and debug. Must have excellent communication skills, both written and verbal. RTL design experience using Verilog is required along with experience in using RTL verification tools and flows. Experience in FPGA design for Xilinx products is strongly recommended. UVM verification experience is desired. Experience with scripting languages like Perl, TCL C-shell is desired.

We’re doing work that matters. Help us solve what others can’t.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 11, 2026
- Last checked: Oct 18, 2026
- Listed for: 7 days
- Location: Shanghai[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/SHANGHAI/Sr-Principal-Design-Engineer_R55577)

## More jobs at Cadence Design

### [Design Engineer](https://jobs.opennash.com/companies/cadence-design/jobs/1cffb730102461ed6c89/)

Shanghai

### [Lead Design Engineer - Verification](https://jobs.opennash.com/companies/cadence-design/jobs/9cad0449666a33b9aab9/)

Shanghai

### [Lead Design Engineer(Virtual Solution)](https://jobs.opennash.com/companies/cadence-design/jobs/98fbc726fb7b25909f3b/)

Shanghai

### [Principal Design Engineer (Virtual Solution)](https://jobs.opennash.com/companies/cadence-design/jobs/8d35ee420ed7b2d4ab9e/)

Shanghai

### [Principal Design Engineer - Physical Design](https://jobs.opennash.com/companies/cadence-design/jobs/4e2ffdef2ab7f353af94/)

Shanghai

## Similar jobs at other companies

### [Principal VLSI Design Engineer, Datapath Design Expert](https://jobs.opennash.com/companies/sandisk/jobs/29d656d770125294c246/)

Sandisk 

### [Principal Mask Design Engineer](https://jobs.opennash.com/companies/sandisk/jobs/82554c377b8c4f46d335/)

Sandisk 

### [Principal Formal Design Verification Engineer](https://jobs.opennash.com/companies/microsoft/jobs/77157c255f58687bb52b/)

Microsoft · India, Karnataka, Bangalore

### [RISCV CPU Design Verification Principal Manager/ Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/312f1b332fbcaab058e8/)

Qualcomm · Bangalore, India

### [Principal Engineer/Senior Staff Engineer- CPU Software & Hardware Co-Design Engineer (ML Systems)](https://jobs.opennash.com/companies/qualcomm/jobs/1fd1ae44127e47ec80dd/)

Qualcomm · Bangalore, India

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)