[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Cadence Design jobs](https://jobs.opennash.com/companies/cadence-design/) · [Search jobs](/search/)

Cadence Design · San Jose

# DSP Hardware Design Engineer

San Jose $136,500 to $253,500 Design 

Listed on Cadence Design’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/SAN-JOSE/DSP-Hardware-Design-Engineer_R56126)

[OpenNash Jobs](https://jobs.opennash.com/) / [Cadence Design](https://jobs.opennash.com/companies/cadence-design/) / DSP Hardware Design Engineer

## Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

The Position Requirements are: MS in EE /Computer Engg. with 5+ years of relevant CPU or DSP design experience. Excellent logic design skills as demonstrated by successful CPU/DSP/ NPU /Hardware Accelerator implementations/tape-outs. Experience in data-path component design is a plus. Excellent knowledge of Verilog/SystemVerilog and popular EDA implementation, simulation and verification tools. Experience in AI-native logic design, analysis and/or optimization workflows is a plus.

Good knowledge of computer architecture and pipe-line designs is required. Experience in scripting languages. Good knowledge of Perl is required. Experience with assembly language programming is a plus. Knowledge and interest in commonly used DSP algorithms in audio, speech, image, video and communication domains is a plus Understanding of C/C++ compilers is a plus. Excellent written and oral communication skills necessary.

Self-starter, motivated and eager to learn and contribute to the development of state-of-the-art DSP products The annual salary range for California is $136,500 to $253,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.

Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more. We’re doing work that matters. Help us solve what others can’t.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 11, 2026
- Last checked: Oct 18, 2026
- Listed for: 7 days
- Location: San Jose
- Pay: $136,500 to $253,500[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/SAN-JOSE/DSP-Hardware-Design-Engineer_R56126)

## More jobs at Cadence Design

### [Lead Analog IC Design Engineer](https://jobs.opennash.com/companies/cadence-design/jobs/41a337490e8e814bb762/)

San Jose

### [Lead Red Hat Linux Architect](https://jobs.opennash.com/companies/cadence-design/jobs/4304555936c674ce4b12/)

San Jose

### [Mixed-Signal, Sr Principal Design Engineer](https://jobs.opennash.com/companies/cadence-design/jobs/586c1eb9a71bb1464921/)

San Jose

### [Principal AE, Serdes Design IP](https://jobs.opennash.com/companies/cadence-design/jobs/565e79527e05b7a29b5f/)

San Jose

### [Principal Analog IC Design Engineer, High Speed SerDes](https://jobs.opennash.com/companies/cadence-design/jobs/9e764b9a480125344293/)

San Jose

## Similar jobs at other companies

### [DSP / NPU Design Verification Sr Staff Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/c4c74eeca45ba4f46fe1/)

Qualcomm · Bangalore, India

### [Senior ASIC Design Engineer, Compute DSP/AI Processors (multiple levels)](https://jobs.opennash.com/companies/qualcomm/jobs/33c97891c5ffe261847c/)

Qualcomm · Markham, Ontario, Canada

### [Hardware Design Engineer](https://jobs.opennash.com/companies/ntt/jobs/165fb243218f68a9ef9d/)

NTT · Timisoara, Romania

### [Senior Analog Hardware Design Engineer](https://jobs.opennash.com/companies/ge-healthcare-technologies/jobs/ef1dfe48fa5410be0897/)

GE HealthCare Technologies · Horten, Norway

### [Hardware Engineer Veghel, Noord-Brabant Veghel, Noord-Brabant ENGINEERING / DESIGN STUDIES / METHODS ENGINEERING / DESIGN STUDIES / METHODS Permanent](https://jobs.opennash.com/companies/vinci/jobs/59f69dd1badf20b0556f/)

VINCI · Veghel, Noord-Brabant

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)