[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Cadence Design jobs](https://jobs.opennash.com/companies/cadence-design/) · [Search jobs](/search/)

Cadence Design · Bangalore

# Sr Principal Product Engineer

Bangalore Senior individual contributor Operations 

Listed on Cadence Design’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/BANGALORE/Sr-Principal-Product-Engineer_R52363-4)

[OpenNash Jobs](https://jobs.opennash.com/) / [Cadence Design](https://jobs.opennash.com/companies/cadence-design/) / Sr Principal Product Engineer

## Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.

The Cadence Advantage The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact. Cadence’s employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees. The unique “One Cadence – One Team” culture promotes collaboration within and across teams to ensure customer success Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each other—every day.

### Job Overview

Role: — Perspec Tool and Libraries Product Engineering Key Responsibilities: Lead the development and enhancement of the Perspec System Verifier tool and its associated libraries. Collaborate closely with R&D teams to design, implement, and improve verification methodologies and product features. Work with field application engineers and end customers to understand their verification challenges and provide effective solutions using Perspec tools and libraries.

Drive the integration of Perspec with various verification environments, including ARM, RISC-V, PCIe, and performance verification domains. Provide technical leadership in one or more verification domains such as: ARM Architecture: Multi-core coherency, power management, memory subsystem, exception handling, and advanced power scenarios.

### RISC-V Architecture

PMP (Physical Memory Protection), privilege modes, cache coherency, and exception level transitions.

### PCI Express (PCIe)

Root Complex and Endpoint configuration, DMA operations, interrupts (MSI/MSI-X), power management, error injection, and advanced PCIe features.

### Performance Verification

Industry-standard benchmarks (CoreMark, Dhrystone, LMbench), adaptive traffic profiles, and system performance analysis.

### Other Protocols

AMBA CHI, ACE-Lite, and other SoC protocols with emphasis on multi-core verification. Lead product engineering efforts to ensure the tool and libraries meet customer needs and industry standards. Support and guide the development of reusable verification scenarios and test suites. Participate in customer engagements, providing expert advice and troubleshooting complex verification issues. Mentor and coach junior engineers and cross-functional teams on Perspec tool usage and best practices.

### Preferred Skills and Experience

Strong background in product engineering or verification tool development. Deep understanding of SoC verification challenges across ARM, RISC-V, PCIe, and performance domains. Experience collaborating with R&D, field application engineers, and customers. Familiarity with multi-threaded and multi-executable verification environments. Excellent communication and leadership skills. Ability to translate customer requirements into product features and verification solutions.

We’re doing work that matters. Help us solve what others can’t.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Jul 10, 2026
- Last checked: Oct 18, 2026
- Listed for: 100 days
- Location: Bangalore[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/BANGALORE/Sr-Principal-Product-Engineer_R52363-4)

## More jobs at Cadence Design

### [Lead Product Engineer](https://jobs.opennash.com/companies/cadence-design/jobs/40cd96644e9749c2718e/)

Bangalore

## Similar jobs at other companies

### [Principal Engineer, Product Development Engineering](https://jobs.opennash.com/companies/sandisk/jobs/6d7cd6c9e5d306dc30ff/)

Sandisk 

### [Senior/Principal Product Systems Engineer](https://jobs.opennash.com/companies/microsoft/jobs/c8554f8332bf5fab3098/)

Microsoft · United Kingdom, Cambridgeshire, Cambridge

### [Associate Principal Product Engineer(P&R)](https://jobs.opennash.com/companies/siemens/jobs/f111b547b44902c4be1d/)

Siemens 

### [Principal Product Manager](https://jobs.opennash.com/companies/target/jobs/977b8c84ac0228553460/)

Target · Bangalore, India

### [Principal Product Manager](https://jobs.opennash.com/companies/microsoft/jobs/02eaa2a54385ee71b5ee/)

Microsoft · India, Karnataka, Bangalore

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)
