[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Cadence Design jobs](https://jobs.opennash.com/companies/cadence-design/) · [Search jobs](/search/)

Cadence Design · Bangalore

# Sr Principal Design Engineer

Bangalore Senior individual contributor Design 

Listed on Cadence Design’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/BANGALORE/Sr-Principal-Design-Engineer_R50692)

[OpenNash Jobs](https://jobs.opennash.com/) / [Cadence Design](https://jobs.opennash.com/companies/cadence-design/) / Sr Principal Design Engineer

## Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

### Job Summary

We are seeking a highly skilled RTL Design Engineer with deep expertise in PCIe protocol (Gen4/Gen5/Gen6) to join our PCIe Controller IP development team. The candidate will be responsible for designing, implementing, and verifying RTL for PCIe controllers and related subsystems, ensuring compliance with protocol standards and performance targets.

### Key Responsibilities

Architect and implement RTL for PCIe IP blocks Collaborate with system architects to define micro-architecture and design specifications. Responsible for the quality of Design Quality. Expertise in LINT/CDC, Synthesis is Must. Work closely with verification teams to develop testbenches and validate functionality. Participate in interoperability testing Contribute to performance, power, and area optimization in advanced nodes.

Interface with cross-functional teams including PHY, software, and validation.

### Required Skills

Strong hands-on experience in RTL design using Verilog/SystemVerilog. Deep understanding of PCIe protocol stack and transaction layers. Experience with AXI & PXC interfaces, DMA engines, and MSI interrupt handling, Familiarity with CDC design principles and asynchronous FIFO implementation. Proficiency in synthesis, linting, and static timing analysis. Exposure to formal verification and assertion-based design methodologies.

Experience with simulation tools and waveform debugging.

### Education

Bachelor’s or Master’s degree in Electronics /Electrical Engineering, or related field. We’re doing work that matters. Help us solve what others can’t.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Jul 10, 2026
- Last checked: Oct 18, 2026
- Listed for: 100 days
- Location: Bangalore[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/BANGALORE/Sr-Principal-Design-Engineer_R50692)

## More jobs at Cadence Design

### [Design Architect](https://jobs.opennash.com/companies/cadence-design/jobs/f3a8337bf1d249c3a4b4/)

Bangalore

### [Design Engineer II](https://jobs.opennash.com/companies/cadence-design/jobs/56577b1db28ddf18d740/)

Bangalore

## Similar jobs at other companies

### [Principal VLSI Design Engineer, Datapath Design Expert](https://jobs.opennash.com/companies/sandisk/jobs/29d656d770125294c246/)

Sandisk 

### [Principal Mechanical Design Engineer](https://jobs.opennash.com/companies/bouygues/jobs/fcb3d746f54a76b38df1/)

Bouygues · MOTHERWELL, United Kingdom

### [Principal Mask Design Engineer](https://jobs.opennash.com/companies/sandisk/jobs/82554c377b8c4f46d335/)

Sandisk 

### [Principal Formal Design Verification Engineer](https://jobs.opennash.com/companies/microsoft/jobs/77157c255f58687bb52b/)

Microsoft · India, Karnataka, Bangalore

### [RISCV CPU Design Verification Principal Manager/ Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/312f1b332fbcaab058e8/)

Qualcomm · Bangalore, India

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)