[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Cadence Design jobs](https://jobs.opennash.com/companies/cadence-design/) · [Search jobs](/search/)

Cadence Design · AUSTIN

# Principal Design Engineer

AUSTIN Senior individual contributor Design 

Listed on Cadence Design’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/AUSTIN/Principal-Design-Engineer_R56288)

[OpenNash Jobs](https://jobs.opennash.com/) / [Cadence Design](https://jobs.opennash.com/companies/cadence-design/) / Principal Design Engineer

## Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

### Responsibilities
- Design and integration of IPs in SoC based on high-level architectural specifications from customers.
- Perform Lint/CDC checks on the design for quality assurance and resolve related issues.
- Create synthesis constraints for the design at the IP and SoC level and perform basic synthesis for PPA (Power, Performance, Area) optimization.
- Create detailed Microarchitectural Specification documents for the design.
- Provide support to the verification team for test plan creation, coverage analysis, and feature debugging.
- Provide support to the physical design team as needed for design implementation.
- Implement innovative solutions to automate repetitive tasks.
- Collaborate within and across teams for effective project execution.

### Requirements
- B.E./B.Tech/M.Tech with at least 8-12 years of experience as a digital design engineer.
- Strong knowledge of digital design fundamentals and Verilog/SystemVerilog (SV).
- Solid knowledge of Lint/CDC tools and the ability to set up flows from scratch.
- Knowledge of creating synthesis constraints and Static Timing Analysis (STA); familiarity with synthesis tools is a plus.
- Familiarity with simulation tools (e.g., Xcelium, Verisium) to support verification.
- Experience with AMBA protocols and other ARM IPs is a plus.
- Experience with high-speed IPs such as PCIe, Ethernet, and DDR is a plus.
- Proficiency in scripting languages (Python/Perl/Tcl).
- Ability to innovate and automate repetitive tasks.
- Good communication skills for effective cross-functional collaboration. We’re doing work that matters. Help us solve what others can’t.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 11, 2026
- Last checked: Oct 18, 2026
- Listed for: 7 days
- Location: AUSTIN[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/AUSTIN/Principal-Design-Engineer_R56288)

## More jobs at Cadence Design

### [DFT Design Engineer](https://jobs.opennash.com/companies/cadence-design/jobs/f2f8b52a9bff821f7f50/)

AUSTIN

### [Design Engineer II](https://jobs.opennash.com/companies/cadence-design/jobs/22527f087f7464e5e115/)

AUSTIN

### [Group Director, Design Engineering - Front End](https://jobs.opennash.com/companies/cadence-design/jobs/2745c57cc037325074f2/)

AUSTIN

### [Lead Design Engineer](https://jobs.opennash.com/companies/cadence-design/jobs/a0b4b9f419b350df76c0/)

AUSTIN

## Similar jobs at other companies

### [Principal VLSI Design Engineer, Datapath Design Expert](https://jobs.opennash.com/companies/sandisk/jobs/29d656d770125294c246/)

Sandisk 

### [Principal Mask Design Engineer](https://jobs.opennash.com/companies/sandisk/jobs/82554c377b8c4f46d335/)

Sandisk 

### [Principal Formal Design Verification Engineer](https://jobs.opennash.com/companies/microsoft/jobs/77157c255f58687bb52b/)

Microsoft · India, Karnataka, Bangalore

### [RISCV CPU Design Verification Principal Manager/ Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/312f1b332fbcaab058e8/)

Qualcomm · Bangalore, India

### [Principal Engineer/Senior Staff Engineer- CPU Software & Hardware Co-Design Engineer (ML Systems)](https://jobs.opennash.com/companies/qualcomm/jobs/1fd1ae44127e47ec80dd/)

Qualcomm · Bangalore, India

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)