[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Cadence Design jobs](https://jobs.opennash.com/companies/cadence-design/) · [Search jobs](/search/)

Cadence Design · CARY

# Sr Principal Design Engineer

CARY Senior individual contributor $154,000 to $286,000 Design 

Listed on Cadence Design’s official careers site. Posted October 8, 2026. Check that it is still open and apply there.
[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/CARY/Sr-Principal-Design-Engineer_R54907)

[OpenNash Jobs](https://jobs.opennash.com/) / [Cadence Design](https://jobs.opennash.com/companies/cadence-design/) / Sr Principal Design Engineer

## Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. This is an opportunity to join a dynamic team of experienced engineers developing physical IP for industry-standard high-speed serial-links. The successful candidate will ideally be a highly-motivated self-starter who can work independently to complete assigned tasks and contribute to project leadership. The candidate will contribute to all mixed-signal design, verification, and testing aspects.

This includes circuit design and development from a high-level architectural specification, post-silicon test plan development and execution, and collaboration with the digital team to achieve functional and performance closure. Candidate must have a thorough understanding of the following: Mixed-signal circuit design fundamentals Mixed-signal circuit design and verification flows Cadence analog design environment

Basic signal processing concepts Familiarity with the following items is a plus: Serial link design techniques Data converter (ADCs and/or DACs) and/or clock synthesis and recovery (PLLs, DLLs, CDRs) techniques MATLAB or C to facilitate architecture development Hardware description languages such as SystemVerilog or VerilogA for functional model development Scripting languages such as

Perl or Python for automation Silicon validation testing knowledge and experience Other requirements: Excellent verbal and written communication skills Ph.D.

EE degree with 5+ years or MS EE. degree with 7+ years of mixed signal design industry experience in advanced process technologies The annual salary range for California is $154,000 to $286,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.

Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more. We’re doing work that matters. Help us solve what others can’t.

## At a glance
- Posted by the employer: Oct 8, 2026
- First seen by OpenNash: Jul 10, 2026
- Last checked: Oct 18, 2026
- Listed for: 100 days
- Location: CARY
- Pay: $154,000 to $286,000[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/CARY/Sr-Principal-Design-Engineer_R54907)

## More jobs at Cadence Design

### [Custom Layout Designer (Analog Layout Designer)](https://jobs.opennash.com/companies/cadence-design/jobs/9e0f74197e020b792a38/)

CARY

### [Design Engineer I](https://jobs.opennash.com/companies/cadence-design/jobs/a104da858f2ac24eeda6/)

CARY

### [Sales Operations Analyst](https://jobs.opennash.com/companies/cadence-design/jobs/c3f7d597193603b6e585/)

CARY

### [AI Intern - Technical Communications (System Design Analysis Group)](https://jobs.opennash.com/companies/cadence-design/jobs/3fd4e202987c9263bc42/)

## Similar jobs at other companies

### [Principal VLSI Design Engineer, Datapath Design Expert](https://jobs.opennash.com/companies/sandisk/jobs/29d656d770125294c246/)

Sandisk 

### [Principal Mask Design Engineer](https://jobs.opennash.com/companies/sandisk/jobs/82554c377b8c4f46d335/)

Sandisk 

### [Principal Formal Design Verification Engineer](https://jobs.opennash.com/companies/microsoft/jobs/77157c255f58687bb52b/)

Microsoft · India, Karnataka, Bangalore

### [RISCV CPU Design Verification Principal Manager/ Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/312f1b332fbcaab058e8/)

Qualcomm · Bangalore, India

### [Principal Engineer/Senior Staff Engineer- CPU Software & Hardware Co-Design Engineer (ML Systems)](https://jobs.opennash.com/companies/qualcomm/jobs/1fd1ae44127e47ec80dd/)

Qualcomm · Bangalore, India

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)