[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Cadence Design jobs](https://jobs.opennash.com/companies/cadence-design/) · [Search jobs](/search/)

Cadence Design · Shanghai

# Lead Design Engineer - Verification

Shanghai Manager or lead Design 

Listed on Cadence Design’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/SHANGHAI/Lead-Design-Engineer---Verification_R51945)

[OpenNash Jobs](https://jobs.opennash.com/) / [Cadence Design](https://jobs.opennash.com/companies/cadence-design/) / Lead Design Engineer - Verification

## Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

### Job Title

Lead Design Engineer - Verification Location: Shanghai Job Responsibilities: Looking for a skilled VLSI Design Verification Engineer with 3–5 years of hands-on experience to join our team supporting SOC design projects for leading customers. The ideal candidate will collaborate closely with design and verification teams to ensure comprehensive test coverage, robust verification methodology, and seamless project execution.

Will play a key role in bridging communication between local teams and global stakeholders. Hands-on experience in any protocol like AMBA, PCIe, USB, MIPI or DDR/LPDDR. ARM/RISC-V Processor integration experience preferred. Develop and execute verification plans for SOC and IP blocks, ensuring design intent and testability. Perform RTL verification using industry-standard methodologies (e.g., UVM, SystemVerilog). Collaborate with design engineers to address complex debug issues and optimize verification strategies.

Work closely with customer and internal engineering teams to deliver high-quality support and service. Participate in coverage analysis, regression testing, and closure of verification goals. Contribute to the development and enhancement of verification environments and reusable testbenches.

### Requirements

Bachelor’s or Master’s degree in Electrical/Computer Engineering or related field with 3–5 years of experience in VLSI/SOC design verification. Strong expertise in System Verilog, UVM, and Verification tools. We’re doing work that matters. Help us solve what others can’t.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Jul 10, 2026
- Last checked: Oct 18, 2026
- Listed for: 100 days
- Location: Shanghai[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/SHANGHAI/Lead-Design-Engineer---Verification_R51945)

## More jobs at Cadence Design

### [Design Engineer](https://jobs.opennash.com/companies/cadence-design/jobs/1cffb730102461ed6c89/)

Shanghai

### [Lead Design Engineer(Virtual Solution)](https://jobs.opennash.com/companies/cadence-design/jobs/98fbc726fb7b25909f3b/)

Shanghai

### [Principal Design Engineer (Virtual Solution)](https://jobs.opennash.com/companies/cadence-design/jobs/8d35ee420ed7b2d4ab9e/)

Shanghai

### [Principal Design Engineer - Physical Design](https://jobs.opennash.com/companies/cadence-design/jobs/4e2ffdef2ab7f353af94/)

Shanghai

### [Sr Principal Design Engineer](https://jobs.opennash.com/companies/cadence-design/jobs/fbfcb97afad6d7353d3b/)

Shanghai

## Similar jobs at other companies

### [Design Verification Engineer](https://jobs.opennash.com/companies/siemens/jobs/3469736e66b7ab53255d/)

Siemens 

### [NOC Design Verification Engineers (Engineer/Sr Engineer)](https://jobs.opennash.com/companies/qualcomm/jobs/012c5b47fdde2230c018/)

Qualcomm · Bangalore, India

### [Design Verification Engineer II](https://jobs.opennash.com/companies/microsoft/jobs/e0e64d6ed7ea9cff1d03/)

Microsoft · India, Karnataka, Bangalore

### [BT - Design Verification Sr Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/8a4545cadb1eb8810d4d/)

Qualcomm · Bangalore, India

### [Principal Formal Design Verification Engineer](https://jobs.opennash.com/companies/microsoft/jobs/77157c255f58687bb52b/)

Microsoft · India, Karnataka, Bangalore

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)