[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Cadence Design jobs](https://jobs.opennash.com/companies/cadence-design/) · [Search jobs](/search/)

Cadence Design · Nanjing

# Senior Principal Design Engineer

Nanjing Full-time Senior individual contributor Design 

Listed on Cadence Design’s official careers site. Posted October 12, 2026. Check that it is still open and apply there.
[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/Nanjing/Senior-Principal-Design-Engineer_R55405)

[OpenNash Jobs](https://jobs.opennash.com/) / [Cadence Design](https://jobs.opennash.com/companies/cadence-design/) / Senior Principal Design Engineer

## Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

### Job Responsibilities

Focus on high-speed interface PHY IP physical implementation, develop necessary scripts or tools to enhance current PD design flow. Work in product projects, including but not limited to: complete the project tasks; solve design issue and provide flow to check and avoid similar issue; analyze and summarize PPA optimization methodologies and results, implement optimal design parameters and flows for different projects.

### Job Requirement

-BS with minimum 9+ years of experience. MS with minimum 7+ years of experience.
- Strong physical design experience in the digital implementation domain including Floorplan, CTS, STA, Physical verification, Power analysis.
- Solid background in circuits, electronics, physics, be willing to learn new technology for cutting edge process node and advanced design methodology.
- Skilled in scripting language, such as Perl, C shell, TCL, Makefile, Python.
- Familiar with EDA tools like Innovus, ICC, Calibre, Tempus, PrimeTime, etc. We’re doing work that matters. Help us solve what others can’t.

## At a glance
- Posted by the employer: Oct 12, 2026
- First seen by OpenNash: Oct 18, 2026
- Last checked: Oct 18, 2026
- Listed for: 6 days
- Location: Nanjing
- Employment type: Full-time[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/Nanjing/Senior-Principal-Design-Engineer_R55405)

## More jobs at Cadence Design

### [Analog Design Engineer II](https://jobs.opennash.com/companies/cadence-design/jobs/32273bb1256173e417c3/)

Nanjing

### [Design Engineer II](https://jobs.opennash.com/companies/cadence-design/jobs/c075fc71d6055466ac1b/)

Nanjing

### [Layout Designer](https://jobs.opennash.com/companies/cadence-design/jobs/90e08a62b839e39065d7/)

Nanjing

### [Lead Design Engineer](https://jobs.opennash.com/companies/cadence-design/jobs/3df59837b65c4359b213/)

Nanjing

## Similar jobs at other companies

### [Principal VLSI Design Engineer, Datapath Design Expert](https://jobs.opennash.com/companies/sandisk/jobs/29d656d770125294c246/)

Sandisk 

### [Principal Mask Design Engineer](https://jobs.opennash.com/companies/sandisk/jobs/82554c377b8c4f46d335/)

Sandisk 

### [Principal Formal Design Verification Engineer](https://jobs.opennash.com/companies/microsoft/jobs/77157c255f58687bb52b/)

Microsoft · India, Karnataka, Bangalore

### [RISCV CPU Design Verification Principal Manager/ Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/312f1b332fbcaab058e8/)

Qualcomm · Bangalore, India

### [Principal Engineer/Senior Staff Engineer- CPU Software & Hardware Co-Design Engineer (ML Systems)](https://jobs.opennash.com/companies/qualcomm/jobs/1fd1ae44127e47ec80dd/)

Qualcomm · Bangalore, India

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)