[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Cadence Design jobs](https://jobs.opennash.com/companies/cadence-design/) · [Search jobs](/search/)

Cadence Design · Bangalore

# Principal DFT Design Engineer

Bangalore Senior individual contributor Design 

Listed on Cadence Design’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/BANGALORE/Principal-DFT-Design-Engineer_R44711-1)

[OpenNash Jobs](https://jobs.opennash.com/) / [Cadence Design](https://jobs.opennash.com/companies/cadence-design/) / Principal DFT Design Engineer

## Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
- This role requires close interaction with multiple cross functional teams across geographies to align on project receivables/deliverables.
- Mentoring junior engineers and driving innovation/automation.
- BE/B.Tech/M.E/M.Tech with 7+ years of relevant work experience and strong understanding of DFT concepts and good communication skills.
- Strong hands-on experience using industry standard EDA Tools.
- Experience with logic simulators from one or more EDA vendors.
- Experience on industry standard ATPG tools like Cadence Modus.
- Experience with RTL lint tools like Jasper.
- Experience in scan insertion, coverage analysis and debugging skills on faults coverage enhancement is required.
- Programming in Perl/Tcl/Python or other scripting languages is a plus.
- Experience in post silicon validation, ATE debug and support is desired.
- Exposure to RTL2GDS flow and tasks such as synthesis and scan insertion, STA and IR drop.
- Good understanding of Logic design, RTL implementation & verification, logic synthesis, Logic Equivalent Checking & Static Timing Analysis are plus.
- Participate in driving new DFT methodology and solutions to improve quality, reliability and in-system test and debug capability.

We’re doing work that matters. Help us solve what others can’t.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Jul 10, 2026
- Last checked: Oct 18, 2026
- Listed for: 100 days
- Location: Bangalore[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/BANGALORE/Principal-DFT-Design-Engineer_R44711-1)

## More jobs at Cadence Design

### [Design Architect](https://jobs.opennash.com/companies/cadence-design/jobs/f3a8337bf1d249c3a4b4/)

Bangalore

### [Design Engineer II](https://jobs.opennash.com/companies/cadence-design/jobs/56577b1db28ddf18d740/)

Bangalore

## Similar jobs at other companies

### [Principal VLSI Design Engineer, Datapath Design Expert](https://jobs.opennash.com/companies/sandisk/jobs/29d656d770125294c246/)

Sandisk 

### [Principal Digital Engineer (DFT Design)](https://jobs.opennash.com/companies/renesas-electronics/jobs/59c67013daae5b874af2/)

Renesas Electronics · Bengaluru, KA, India

### [Principal Mechanical Design Engineer](https://jobs.opennash.com/companies/bouygues/jobs/fcb3d746f54a76b38df1/)

Bouygues · MOTHERWELL, United Kingdom

### [Principal Mask Design Engineer](https://jobs.opennash.com/companies/sandisk/jobs/82554c377b8c4f46d335/)

Sandisk 

### [DFT Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/476a0f5dc693fa809de3/)

Qualcomm · Bangalore, India

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)