[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Cadence Design jobs](https://jobs.opennash.com/companies/cadence-design/) · [Search jobs](/search/)

Cadence Design · San Jose

# Intern - Characterization and Support

San Jose Early career $40/hr 

Listed on Cadence Design’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/SAN-JOSE/Intern---Characterization-and-Support--Fall-2026-_R56108-2)

[OpenNash Jobs](https://jobs.opennash.com/) / [Cadence Design](https://jobs.opennash.com/companies/cadence-design/) / Intern - Characterization and Support

## Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. This is an on-site internship role in San Jose, California, within the Cadence DDR IP group for a Post-Silicon Validation Engineering Intern. (local candidates will be considered) Intern will be responsible for validating both system-level and electrical performance of internal silicon test chips. The role includes debugging silicon issues in close collaboration with analog and digital design teams, and delivering high-quality characterization reports.

The intern will work cross-functionally to ensure product functionality, reliability, and successful deployment. The candidate is expected to be strongly motivated by the prospect of driving system and electrical testing efforts for identifying silicon issues and being involved in debug efforts for the same. Very good fundamentals in analog and digital electronics, RTL, Signal integrity, control systems.
- Strong analytical and problem-solving skills Requirements Currently pursuing a Bachelor's or Master’s degree in electrical engineering with 0-2 years of relevant work experience
- Excellent written and verbal communication skills
- Ability to work collaboratively in a team environment Prior experience in the hardware semiconductor or electronics industry is a plus Experience with script-based test automation in Python, C or other scripting tools is a plus.

As this role is expected to be employed in San Jose during the Fall semester, applicants should ideally be attending a local school. Candidate should be able to prove they can work fulltime hours in San Jose during the Fall. Also need to have legal authorization to work in the US. The annual salary range for California is $40/hr to $69/hr. You may also be eligible to receive incentive compensation: bonus, equity, and benefits.

Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. We’re doing work that matters. Help us solve what others can’t.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 11, 2026
- Last checked: Oct 18, 2026
- Listed for: 7 days
- Location: San Jose
- Pay: $40/hr[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/SAN-JOSE/Intern---Characterization-and-Support--Fall-2026-_R56108-2)

## More jobs at Cadence Design

### [Customer Engagement Architect](https://jobs.opennash.com/companies/cadence-design/jobs/eaf37a9eb9b72ab45a18/)

San Jose

### [IC RTL2GDS Architect, AE](https://jobs.opennash.com/companies/cadence-design/jobs/3957fa20d1d036674d78/)

San Jose

### [Lead Program Manager](https://jobs.opennash.com/companies/cadence-design/jobs/ebc98d716851f5c348aa/)

San Jose

### [Mixed Signal IP - Senior Program Manager](https://jobs.opennash.com/companies/cadence-design/jobs/bdad8a7e38af133c06be/)

San Jose

### [PLM Configuration Analsyis Manager](https://jobs.opennash.com/companies/cadence-design/jobs/440535b52121be068d33/)

San Jose

## Similar jobs at other companies

### [Senior Memory Characterization Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/8ced1bbf20e862ccb6d1/)

Qualcomm · Bangalore, India

### [Hardware Validation and Voltage Characterization - Senior Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/4024a1ee475ca3ec1681/)

Qualcomm · Bangalore, India

### [Material Scientist / Metallurgy & Materials Characterization Engineer](https://jobs.opennash.com/companies/siemens/jobs/6325416440b2a0cb662e/)

Siemens 

### [Medior Nuclear Engineer - Radiological Characterization](https://jobs.opennash.com/companies/engie/jobs/4408c23c827eb7eb8dfc/)

ENGIE · Tihange, Belgium

### [Scientist – Extended Characterization Europe - Client-dedicated - FSP](https://jobs.opennash.com/companies/thermo-fisher-scientific/jobs/d63f0b155d565e5ae6b0/)

Thermo Fisher Scientific · Stevenage, United Kingdom

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)