[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Cadence Design jobs](https://jobs.opennash.com/companies/cadence-design/) · [Search jobs](/search/)

Cadence Design · Hyderabad

# Principal Design Engineer

Hyderabad Senior individual contributor Design 

Listed on Cadence Design’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/HYDERABAD/Principal-Design-Engineer_R53734)

[OpenNash Jobs](https://jobs.opennash.com/) / [Cadence Design](https://jobs.opennash.com/companies/cadence-design/) / Principal Design Engineer

## Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

### Job Opening

Analog Circuit Design Roles: Principal Engineer Experience: 10–17+ Years Location: Hyderabad (Preferred) / Noida / Pune Education: BE / B.Tech / ME / M.Tech / MS Join a team building next-generation UCIe, D2D, PCIe, DDR/LPDDR, HBM, GDDR, and SerDes IPs on advanced technology nodes.

### Key Responsibilities

Architect, design, and deliver high-speed Analog/Mixed-Signal IPs and subsystems. Drive design closure for TX/RX, PLL, DLL, CDR, Clocking, Datapath, I/O, and interface circuits. Lead complex IP programs involving cross-functional teams including Analog Design, Layout, AMS Verification, Digital, and Physical Design. Mentor engineers and drive technical excellence, innovation, and execution. For management roles, lead project execution, staffing, risk management, and customer engagements.

### Required Skills

Strong expertise in high-speed interface design: UCIe / Die-to-Die (D2D) PCIe Gen3/4/5/6 DDRx / LPDDRx / GDDRx / HBM High-speed SerDes architectures Strong Analog Design and I/O fundamentals. Knowledge of SI/PI, ESD, Reliability, Jitter, Timing, and PPA optimization. Experience delivering complex IPs from architecture to silicon. Excellent communication, leadership, and problem-solving skills.

### Preferred Qualifications

Experience with advanced technology nodes (16nm, 12nm, 10nm, 7nm, 5nm, 3nm). Experience in IP architecture, technology migration, and design reuse methodologies. Proven track record of leading large technical teams and delivering high-performance connectivity or memory interface solutions. Ideal candidates bring deep technical expertise, strong execution skills, and the ability to lead the development of industry-leading high-speed interface IPs for AI, HPC, Networking, and Data Center applications.

We’re doing work that matters. Help us solve what others can’t.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 11, 2026
- Last checked: Oct 18, 2026
- Listed for: 7 days
- Location: Hyderabad[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/HYDERABAD/Principal-Design-Engineer_R53734)

## More jobs at Cadence Design

### [Design Engineer II](https://jobs.opennash.com/companies/cadence-design/jobs/7f6f654f9c4f7fe714d5/)

Hyderabad

### [Design engineering Architect](https://jobs.opennash.com/companies/cadence-design/jobs/563be5a022b35f0476a9/)

Hyderabad

### [Lead Design Engineer](https://jobs.opennash.com/companies/cadence-design/jobs/47bd3ca844f3397408df/)

Hyderabad

## Similar jobs at other companies

### [Principal VLSI Design Engineer, Datapath Design Expert](https://jobs.opennash.com/companies/sandisk/jobs/29d656d770125294c246/)

Sandisk 

### [Principal Mechanical Design Engineer](https://jobs.opennash.com/companies/bouygues/jobs/fcb3d746f54a76b38df1/)

Bouygues · MOTHERWELL, United Kingdom

### [Principal Mask Design Engineer](https://jobs.opennash.com/companies/sandisk/jobs/82554c377b8c4f46d335/)

Sandisk 

### [Principal Formal Design Verification Engineer](https://jobs.opennash.com/companies/microsoft/jobs/77157c255f58687bb52b/)

Microsoft · India, Karnataka, Bangalore

### [RISCV CPU Design Verification Principal Manager/ Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/312f1b332fbcaab058e8/)

Qualcomm · Bangalore, India

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)