[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Cadence Design jobs](https://jobs.opennash.com/companies/cadence-design/) · [Search jobs](/search/)

Cadence Design · San Jose

# Mixed-Signal, Sr Principal Design Engineer

San Jose Senior individual contributor $154,000 to $286,000 Design 

Listed on Cadence Design’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/SAN-JOSE/Sr-Principal-Design-Engineer_R56037)

[OpenNash Jobs](https://jobs.opennash.com/) / [Cadence Design](https://jobs.opennash.com/companies/cadence-design/) / Mixed-Signal, Sr Principal Design Engineer

## Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. This is an opportunity to join a dynamic team of experienced engineers developing physical IP for industry-standard high-speed serial-links. The successful candidate will ideally be a highly-motivated self-starter who can work independently to complete assigned tasks and contribute to project leadership. The candidate will contribute to all mixed-signal design, verification, and testing aspects.

This includes circuit design and development from a high-level architectural specification, post-silicon test plan development and execution, and collaboration with the digital team to achieve functional and performance closure. Candidate must have a thorough understanding of the following: Mixed-signal circuit design fundamentals Mixed-signal circuit design and verification flows Cadence analog design environment

Basic signal processing concepts Familiarity with the following items is a plus: Serial link design techniques Data converter (ADCs and/or DACs) and/or clock synthesis and recovery (PLLs, DLLs, CDRs) techniques MATLAB or C to facilitate architecture development Hardware description languages such as SystemVerilog or VerilogA for functional model development Scripting languages such as

Perl or Python for automation Silicon validation testing knowledge and experience Other requirements: Excellent verbal and written communication skills Ph.D.

EE degree with 5+ years or MS EE. degree with 7+ years of mixed signal design industry experience in advanced process technologies The annual salary range for California is $154,000 to $286,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.

Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more. We’re doing work that matters. Help us solve what others can’t.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 11, 2026
- Last checked: Oct 18, 2026
- Listed for: 7 days
- Location: San Jose
- Pay: $154,000 to $286,000[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/SAN-JOSE/Sr-Principal-Design-Engineer_R56037)

## More jobs at Cadence Design

### [DSP Hardware Design Engineer](https://jobs.opennash.com/companies/cadence-design/jobs/dac6d4c7af4a4d5a5b7d/)

San Jose

### [Lead Analog IC Design Engineer](https://jobs.opennash.com/companies/cadence-design/jobs/41a337490e8e814bb762/)

San Jose

### [Lead Red Hat Linux Architect](https://jobs.opennash.com/companies/cadence-design/jobs/4304555936c674ce4b12/)

San Jose

### [Principal AE, Serdes Design IP](https://jobs.opennash.com/companies/cadence-design/jobs/565e79527e05b7a29b5f/)

San Jose

### [Principal Analog IC Design Engineer, High Speed SerDes](https://jobs.opennash.com/companies/cadence-design/jobs/9e764b9a480125344293/)

San Jose

## Similar jobs at other companies

### [Mixed-Signal Design Verification Engineer - Cork, Ireland.](https://jobs.opennash.com/companies/qualcomm/jobs/df6bf3674fd23bf93de6/)

Qualcomm · Cork, Ireland

### [Staff Mixed Signal IC Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/004e38e48337b320227c/)

Qualcomm · Hsinchu City, Taiwan

### [Senior Staff Analog Mixed Signal Design](https://jobs.opennash.com/companies/infineon-technologies/jobs/4b9345c3c4062ae6174f/)

Infineon Technologies · Bangalore BTP

### [Senior Staff Engineer Analog Mixed Signal Design](https://jobs.opennash.com/companies/infineon-technologies/jobs/1ad3b7fbbb268e820f12/)

Infineon Technologies · Bangalore BTP

### [Principal Analog Mixed-Signal Design Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/dd2fde37605dd561413b/)

Astera Labs · Toronto

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)