[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Cadence Design jobs](https://jobs.opennash.com/companies/cadence-design/) · [Search jobs](/search/) Cadence Design · Multiple locations # Lead Hardware Engineer - DFT IP R&D Multiple locations Manager or lead Research & Science Listed on Cadence Design’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there. [Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/NOIDA/Lead-Software-Engineer---DFT-IP-R-D_R49107) [OpenNash Jobs](https://jobs.opennash.com/) / [Cadence Design](https://jobs.opennash.com/companies/cadence-design/) / Lead Hardware Engineer - DFT IP R&D ## Job description At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. ### Position Lead Hardware Engineer - DFT IP R&D Location: Noida Experience: 4-6 Years ### Job Description Cadence Design Systems is looking for a highly motivated software and hardware engineer to work as a member of the R&D staff on Cadence’s MODUS DFT software solution. MODUS is a complete product that encompasses Design for Test Solution for Achieving High Coverage, Reduced Test Time, and Superior PPA. The product breadth means we are looking for skilled and motivated candidates with backgrounds in RTL design, DFT architecture, computer architecture, verification, RTL compilation, placement, static timing analysis, power analysis, routing, extraction, and optimization. You will be part of a team responsible for creating the innovative technologies required for technology leadership in the DFT space. This position will encourage building of a solid foundation in logic circuits and gentle entry into larger DFT IP tool development. Development responsibilities include designing, developing, troubleshooting, debugging and supporting the MODUS software product. ### Job Responsibilities You will play a key role in developing cutting-edge design-for-testability (DFT) tools, contributing to improved usability and quality through feature enhancement and rigorous verification. ### The role’s day to day responsibilities cover Designing and verifying Verilog/SystemVerilog/UVM RTL and test benches for DFT IP features, including new DFT IPs, full scan, compressed/uncompressed scan, memory BIST, JTAG, IEEE 1500, and boundary scan at block and SoC levels. Providing R&D support to application and product engineers, including problem analysis, debugging, and the development of new features to optimize synthesis results for timing, area, and power. There is a significant research element to the work that Cadence does that is truly innovative; we don’t know what the answers are when we start out! Mentoring and support will be provided to the successful candidate to both enable contribution to the large EDA problem domain and to develop their problem-solving skills into professional engineering skills. ### Job Qualifications Proficient in RTL design using Verilog and SystemVerilog. In-depth knowledge of front-end EDA tools (Verilog/SV simulators, linters, CDC checkers). Experience with SystemVerilog assertions, checkers, and advanced verification techniques. Knowledge of scripting languages, particularly Perl or Python is highly desirable. Knowledge of DFT methodologies is a plus. Strong foundational knowledge of data structures and algorithms. Familiarity with synthesis, static timing analysis (STA). Excellent written and verbal communication and presentation skills. Experience and understanding of EDA tool development concepts is a plus. ### Position Qualifications M.Tech, M.E, B.Tech, B.E. in EE/ECE/CS or Equivalent Good understanding of Digital Electronics. Prior knowledge of Verilog/System Verilog and EDA tools required. We’re doing work that matters. Help us solve what others can’t. ## At a glance - Posted by the employer: Not stated - First seen by OpenNash: Jul 10, 2026 - Last checked: Oct 18, 2026 - Listed for: 100 days - Location: Multiple locations[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/NOIDA/Lead-Software-Engineer---DFT-IP-R-D_R49107) ## More jobs at Cadence Design ### [AI Engineer, Ontologies & Knowledge Graphs](https://jobs.opennash.com/companies/cadence-design/jobs/08992301ffac944b27d7/) ### [CFD software enginner](https://jobs.opennash.com/companies/cadence-design/jobs/45522e048d5c4fbd3db4/) ### [CST Application Engineer - Physical Systems](https://jobs.opennash.com/companies/cadence-design/jobs/3ae437fa024aab78eece/) ### [Chip Lead / Physical Design Director](https://jobs.opennash.com/companies/cadence-design/jobs/82dcd654b8937ddbd4b2/) ### [Design Verification Architect / Director](https://jobs.opennash.com/companies/cadence-design/jobs/a3433a2613e843b37ad7/) ## Similar jobs at other companies ### [Principal Hardware DFT Lead](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/93154efe7877ca026f99/) NXP Semiconductors ### [Senior DFT Engineer - Post Silicon](https://jobs.opennash.com/companies/nvidia/jobs/22bdf20071ec3c808e4c/) NVIDIA ### [Principle DFT Engineer](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/062327aaab1873db7248/) NXP Semiconductors ### [DFT Engineer (RDSS Intern) - 2027](https://jobs.opennash.com/companies/nvidia/jobs/d304be24f27a39648abc/) NVIDIA ### [MTS SoC DFT Engineer, HBM](https://jobs.opennash.com/companies/micron-technology/jobs/a6eb90553da97b7479a1/) Micron Technology OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)