[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Cadence Design jobs](https://jobs.opennash.com/companies/cadence-design/) · [Search jobs](/search/)

Cadence Design

# INTERN

Early career 

Listed on Cadence Design’s official careers site. Posted October 9, 2026. Check that it is still open and apply there.
[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/CORK-01/INTERN_R56242-1)

[OpenNash Jobs](https://jobs.opennash.com/) / [Cadence Design](https://jobs.opennash.com/companies/cadence-design/) / INTERN

## Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. We apply our Intelligent System Design strategy to deliver software, hardware, and IP that turn design concepts into reality. This strategy is supplemented by AI-augmented development practices throughout all our organizations to empower our team to focus on creative problem-solving and innovation.

Our customers are the world’s most innovative companies, delivering extraordinary electronic products—from chips to boards to systems—for dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace, industrial, and health. Join us and be part of a culture that values innovation, collaboration, and customer success.

### Job Title

Design Engineering Intern Location: Cork Job Overview: The Cadence Tensilica CPU Processor Team is seeing rapid adoption of our industry leading processor cores and DSP's. Our configurable and extensible processor cores are poised to meet the demands of intelligent IoT Devices at the edge of ML/AI Applications. We are already empowering many of the top chip and system companies with our Audio, Speech, AR/VR, ADAS, Vision and Imaging applications being driven with our processor cores.

Today Cadence is shipping an astounding 8 billion processor cores annually and expanding into intelligent system design and development. Cadence Tensilica CPU Processor Team is hiring engineering interns to join our R&D team in Cork, Ireland. This is an amazing opportunity to work as a Graduate Engineer at a world leader in computational software, semiconductor design IP, and system verification hardware. Our customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial, and healthcare.

Come be part of this great Processor team where you can make an impact that is visible.

### Job Responsibilities

Perform as a member of the Logic Design Team for Xtensa processors. Responsible for the RTL implementation of microprocessor cores, multiprocessor sub-systems and their peripherals. Implement the micro-architecture in Verilog RTL, simulate and debug its functions and run synthesis, place & route and other Electronic Design Automation scripts to meet timing, area, and power goals. Assist with developing test plans; writing functional diagnostics; debugging failures; and analyzing coverage information.

Work closely with various Design Verification and Electronic Design Automation teams.

### Position Requirements
- Pursuing Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a similar major.
- Deep understanding of Digital Design Fundamentals
- Excellent automation skills using Tcl, Perl, shell scripting
- Excellent oral and written communications skills
- Exposure to design automation tools is a plus Cadence is committed to equal employment opportunity and employment equity throughout all levels of the organization.

We strive to attract a qualified and diverse candidate pool and encourage diversity and inclusion in the workplace. We’re doing work that matters. Help us solve what others can’t.

## At a glance
- Posted by the employer: Oct 9, 2026
- First seen by OpenNash: Oct 11, 2026
- Last checked: Oct 18, 2026
- Listed for: 9 days[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/CORK-01/INTERN_R56242-1)

## More jobs at Cadence Design

### [Intern SSG](https://jobs.opennash.com/companies/cadence-design/jobs/963eabf94ebef4efb3cf/)

### [Internship Position (Digital Signoff Group)](https://jobs.opennash.com/companies/cadence-design/jobs/ce14ceec07d5d85f11cc/)

### [AI Intern - Technical Communications (System Design Analysis Group)](https://jobs.opennash.com/companies/cadence-design/jobs/3fd4e202987c9263bc42/)

### [Design Engineering Architect](https://jobs.opennash.com/companies/cadence-design/jobs/c42d0049f16c381b7e3e/)

### [Lead Analog Layout Design Engineer](https://jobs.opennash.com/companies/cadence-design/jobs/62d685886881e996bd7d/)

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)