[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Cadence Design jobs](https://jobs.opennash.com/companies/cadence-design/) · [Search jobs](/search/)

Cadence Design · San Jose

# Principal EDA Software Engineer (C++, Characterization)

San Jose Senior individual contributor $136,500 to $253,500 Software Engineering 

Listed on Cadence Design’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/SAN-JOSE/Sr-Principal-EDA-Software-Engineer--C----Characterization-_R52833)

[OpenNash Jobs](https://jobs.opennash.com/) / [Cadence Design](https://jobs.opennash.com/companies/cadence-design/) / Principal EDA Software Engineer (C++, Characterization)

## Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Join our expert R&D team as we create technologies and products that enable static and dynamic transistor-level analysis of the most advanced custom digital and mixed-signal circuits, powering the communication, IoT, and AI markets.

### Key Responsibilities

Enhance and expand existing tools' architecture to cover timing analysis. Create new frameworks for analyzing effects dominant at n5 and below. Leverage machine learning technology to achieve significant improvements in speed, capacity, and usability over existing solutions. Must-Have Qualifications 8+ years of experience in development of EDA tools and expertise in one or more areas: transistor-level timing, power, noise, aging, reliability, and EMIR analysis.

Hardcore C++ knowledge, particularly in a Linux environment. Strong proficiency in designing data structures, algorithms, and applying software engineering principles. Industry experience developing and maintaining C++ based applications on Unix or Linux platforms.

### Requirements

Experience with quality and software processes. Proficiency in designing data structures, algorithms, and software engineering principles. Ability to analyze transistor or gate-level schematics. BS degree in Computer Science, Electrical Engineering, or Computer Engineering preferred. Nice-to-Have Skills Experience in development of circuit simulation or library characterization programs. Understanding of SPICE simulation transistor models at a high level.

Experience with distributed programming, database design, and cloud APIs for distributed computing. Why Cadence? At Cadence, you’ll work alongside industry leaders and innovators who are passionate about advancing technology. Your contributions will directly impact the development of cutting-edge tools and solutions for the communication, IoT, and AI industries. We foster a collaborative environment where your expertise and ideas will shape the technology of tomorrow.

Apply Today If you are ready to make a difference and push the boundaries of EDA technology, we encourage you to apply and join Cadence’s world-class R&D team. The annual salary range for California is $136,500 to $253,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.

Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more. We’re doing work that matters. Help us solve what others can’t.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Jul 10, 2026
- Last checked: Oct 18, 2026
- Listed for: 100 days
- Location: San Jose
- Pay: $136,500 to $253,500[Apply on Cadence Design’s careers site →](https://cadence.wd1.myworkdayjobs.com/External_Careers/job/SAN-JOSE/Sr-Principal-EDA-Software-Engineer--C----Characterization-_R52833)

## More jobs at Cadence Design

### [Director of Software Security](https://jobs.opennash.com/companies/cadence-design/jobs/74f03abd539056d18b6b/)

San Jose

### [Full-Stack Software Engineer - IDE, Web APIs, Infrastructure](https://jobs.opennash.com/companies/cadence-design/jobs/e6da2371a5b2257fd29b/)

San Jose

### [Lead Software Engineer](https://jobs.opennash.com/companies/cadence-design/jobs/db1c8875d63e33953453/)

San Jose

## Similar jobs at other companies

### [Senior EDA Software Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/a90ce0d44319cba3e899/)

Qualcomm · Singapore, Central Singapore

### [Senior Engineer - Event-Driven Architecture (EDA)](https://jobs.opennash.com/companies/cardinal-health/jobs/79cd3be0ecf6b5cd4b81/)

Cardinal Health · Bangalore, KA

### [Principal Software Engineer](https://jobs.opennash.com/companies/capgemini/jobs/68b70570e80731f1f389/)

Capgemini · Utrecht

### [Principal Software Engineer](https://jobs.opennash.com/companies/microsoft/jobs/3adc27485dc247795775/)

Microsoft · India, Karnataka, Bangalore

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)