[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Broadcom jobs](https://jobs.opennash.com/companies/broadcom/) · [Search jobs](/search/)

Broadcom

# Memory Layout Design Engineer

Full-time Design 

Listed on Broadcom’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Broadcom’s careers site →](https://broadcom.wd1.myworkdayjobs.com/External_Career/job/IND-Bangalore-Electronic-City---S1/Memory-Layout-Design-Engineer_R026735)

[OpenNash Jobs](https://jobs.opennash.com/) / [Broadcom](https://jobs.opennash.com/companies/broadcom/) / Memory Layout Design Engineer

## Job description

### Please Note

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply.

### Job Description

Job Requirements: Minimum 8+ years of experience with a Bachelor's degree or 6+ years of experience with a Master's degree, strong layout knowledge. Proficiency in using Cadence tools (Virtuoso Layout, Layout XL, Cadence Schematic Capture, and verification tools - Calibre & Hercules). Strong layout knowledge in advanced submicron FinFET processes, including TSMC 5nm, 3nm, 2nm, A14 or Samsung lower FinFET nodes.

### Key Responsibilities

Understand and apply layout guidelines, new process rules, and technical requirements for high-quality layouts. Manage scheduling, timelines, and layout floor-planning. Ensure end-to-end deliverables are completed with high quality and within the planned schedule. Adapt quickly to new methodologies and communicate effectively with the SOC and library teams.

### Skill Set(Memory)

Proven ability to manage schedules, timelines, and end-to-end deliverables. Experienced in leading teams, training junior engineers, and documenting layout methodologies and guidelines. Proficient in Cadence tools, including Virtuoso Layout, Layout XL, VXL, EXL, and Cadence Schematic Capture. Strong experience in memory layout design and physical verification (LVS, DRC, ERC, Antenna, Electro Migration) in CMOS processes.

Extensive experience with physical verification tools such as Calibre and Hercules (DRC, LVS, ERC, Antenna, and Softcheck Errors). Proficiency in floor-planning, hierarchy layout, and chip integration. Solid understanding of memory architecture and RC requirements, with the ability to plan signal and power routing. Ability to lead teams, train junior engineers, and manage projects effectively. Strong knowledge of memory layout topology; experience with memory compilers is preferred.

Knowledge of AI, layout automation, and script/SKILL programming is preferred. Ability to lead new technology reviews to document layout methodologies, flows, and guidelines. Self-reliant with the ability to work both independently and collaboratively. Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.

We will also consider qualified applicants with arrest and conviction records consistent with local law. If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Aug 20, 2026
- Last checked: Oct 18, 2026
- Listed for: 59 days
- Employment type: Full-time[Apply on Broadcom’s careers site →](https://broadcom.wd1.myworkdayjobs.com/External_Career/job/IND-Bangalore-Electronic-City---S1/Memory-Layout-Design-Engineer_R026735)

## More jobs at Broadcom

### [IC Design Engineer](https://jobs.opennash.com/companies/broadcom/jobs/6c708de3fdd2e8c4b18a/)

## Similar jobs at other companies

### [Memory Circuit Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/26b6bf9f8b20500a5700/)

Qualcomm · Bangalore, India

### [Senior Memory Systems Design Engineer](https://jobs.opennash.com/companies/sandisk/jobs/9e366288a971bf8f28bc/)

Sandisk 

### [System Design Engineer - Memory System](https://jobs.opennash.com/companies/sandisk/jobs/3c2f5f62d1ed5c94440e/)

Sandisk 

### [Staff Engineer Layout Design](https://jobs.opennash.com/companies/infineon-technologies/jobs/fdeab4792013c84fda64/)

Infineon Technologies · Shanghai, 上海

### [Design Verification Engineer — Memory Subsystem (Vancouver)](https://jobs.opennash.com/companies/qualcomm/jobs/41aeaaae7a0c3926967d/)

Qualcomm · Vancouver, British Columbia, Canada

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)