[Skip to main content](#main-content)

[ OpenNash ](https://opennash.com/) / [Jobs](https://jobs.opennash.com/) [ 01 Search jobs](https://jobs.opennash.com/search/)[ 02 Companies](https://jobs.opennash.com/explore/)[ 03 Hiring report](https://jobs.opennash.com/reports/hiring/)[ 04 AI assistants](https://jobs.opennash.com/connect/)[ 05 How it works](https://jobs.opennash.com/methodology/)

Broadcom · USA +3 more

# Physical Design Engineer

USA +3 more Full-time USD 143,800.00 To USD 230,000.00 Design 

Listed on Broadcom’s official careers site. Posted October 30, 2026. Check that it is still open and apply there.
[Apply on Broadcom’s careers site →](https://broadcom.wd1.myworkdayjobs.com/External_Career/job/USA-CA-San-Jose-Innovation-Drive/Physical-Design-Engineer_R027531)

[OpenNash Jobs](https://jobs.opennash.com/) / [Broadcom](https://jobs.opennash.com/companies/broadcom/) / Physical Design Engineer

## Job description

### Please Note

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply.

### Responsibilities

Include: Work on Design Implementation activities related to place and route and/ or timing closure – floor-planning, partitioning, placement, clock tree synthesis, route, timing analysis, timing closure, physical verification (LVS/DRC). Drive tools and methodologies to achieve desired PPA metrics. Complete equivalence checks, STA, Timing closure and power optimization. Implement timing and functional ECOs. Apply Broadcom's proven design methodology and milestone flow to meet Broadcom's rigorous criteria for achieving Right-first time silicon.

### Qualifications

Desired: Primary expertise in place and route and/or timing (constraints, STA) can be considered for this position. Proficient in design implementation activities both at block and SoC level. Well experienced in floor-planning, partitioning, placement, clock tree synthesis, route and physical verification and/ or constraints development, constraints validation, timing analysis and closure. Experience with formal verification, timing analysis and Eco implementation.

Experience with tools such as Primetime, ICC2, Innovus, Caliber, LEC, PrimeTime etc is highly desirable. Full chip tapeout experience based on 7nm and lower technologies is highly preferred. Hands on experience with timing analysis and place and route tools for ASIC/ SoC Design is a must.

### Additional Requirements

Good problem solver. Self starter who can work independently. Experienced in working in a global team and dynamic environment. Possess ability to learn and adapt to new tools and methodologies on the fly. Excellent communication skills.

### Education required

BS in Electrical Engineering/ Computer Engineering or related field and 12+ years of related experience; or an MS in Electrical Engineering/ Computer Engineering or related field and 10+ years of related experience. Compensation and Benefits The annual base salary range for this position is USD 143,800.00 To USD 230,000.00 As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth.

All subject to relevant plan documents and award agreements.

### Broadcom offers a competitive and comprehensive benefits package

Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence. Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.

We will also consider qualified applicants with arrest and conviction records consistent with local law. If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

## At a glance
- Posted by the employer: Oct 30, 2026
- First seen by OpenNash: Nov 1, 2026
- Last checked: Nov 1, 2026
- Listed for: 2 days
- Location: USA +3 more
- Employment type: Full-time
- Pay: USD 143,800.00 To USD 230,000.00[Apply on Broadcom’s careers site →](https://broadcom.wd1.myworkdayjobs.com/External_Career/job/USA-CA-San-Jose-Innovation-Drive/Physical-Design-Engineer_R027531)

## Hiring at Broadcom
- Open jobs: 372
- New in the last 7 days: After two weekly collections
- Tracked since: Jul 10, 2026

[All Broadcom jobs](https://jobs.opennash.com/companies/broadcom/) · [Weekly hiring report](/reports/hiring/)

## More jobs at Broadcom

### [ASIC Design - Floorplan Engineer](https://jobs.opennash.com/companies/broadcom/jobs/2e40c1fcb20841e0c44b/)

Fort Collins, Colorado, USA

### [ASIC Design Automation Engineer](https://jobs.opennash.com/companies/broadcom/jobs/d9b07fa434b98cde31bd/)

Fort Collins, Colorado, USA

### [ASIC Design Engineer](https://jobs.opennash.com/companies/broadcom/jobs/58c7df4b829d96ac81e7/)

### [ASIC Design Engineer](https://jobs.opennash.com/companies/broadcom/jobs/21818554d457b8525d87/)

Fort Collins, Colorado, USA

## Similar jobs at other companies

### [Physical Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/dda9e8d7a67c5354a6eb/)

Qualcomm · Tijuana, Baja California, Mexico

### [Physical Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/fef9f3f4b5f327e45365/)

Qualcomm · Austin, Texas, United States of America

### [Physical Design CAD Engineer](https://jobs.opennash.com/companies/microsoft/jobs/c6f51a8f2a250a28e52f/)

Microsoft · United States, Oregon, Hillsboro, California, Mountain View, North Carolina, Raleigh

### [Physical Design Engineer II (IC)](https://jobs.opennash.com/companies/arrow-electronics/jobs/ec91eccc72f42a5fcfc2/)

Arrow Electronics · San Jose, CA, United States of America

### [Principal Physical Design Engineer](https://jobs.opennash.com/companies/microsoft/jobs/51d734722c155c72c64f/)

Microsoft · United States, North Carolina, Raleigh, Washington, Redmond, Oregon, Hillsboro, Texas, Austin, California, Mountain View

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

[ OpenNash ](https://opennash.com/)

AI-native services firm that builds custom software and 24/7 AI agents.

OpenNash Jobs is an OpenNash Applied AI project.
[Book time with OpenNash](https://calendly.com/opennash/new-meeting?hide_gdpr_banner=1)

Jobs
- [Search jobs](https://jobs.opennash.com/search/)
- [Companies](https://jobs.opennash.com/explore/)
- [Hiring report](https://jobs.opennash.com/reports/hiring/)
- [AI assistants](https://jobs.opennash.com/connect/)
- [How it works](https://jobs.opennash.com/methodology/)

OpenNash
- [opennash.com](https://opennash.com/)
- [Services](https://opennash.com/ai-agent-consulting/)
- [OpenNash CX](https://opennash.com/cx/)
- [AI Tools](https://opennash.com/ai-tools/)
- [Blog](https://opennash.com/blog/)
- [About](https://opennash.com/about/)

Contact
- [hello@opennash.com](mailto:hello@opennash.com)

- [LinkedIn](https://www.linkedin.com/company/opennash)

- [Support](https://jobs.opennash.com/support/)

- [Privacy](https://jobs.opennash.com/privacy/)

- [Terms](https://jobs.opennash.com/terms/)

© 2026 OpenNash, Inc. Company names and public job postings belong to their respective owners. Employers control source availability and application decisions.
