[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Broadcom jobs](https://jobs.opennash.com/companies/broadcom/) · [Search jobs](/search/) Broadcom · Singapore-Yishun # Staff Layout Engineer Singapore-Yishun Full-time Senior individual contributor Operations Listed on Broadcom’s official careers site. Posted October 12, 2026. Check that it is still open and apply there. [Apply on Broadcom’s careers site →](https://broadcom.wd1.myworkdayjobs.com/External_Career/job/Singapore-Yishun/Staff-Layout-Engineer_R027299) [OpenNash Jobs](https://jobs.opennash.com/) / [Broadcom](https://jobs.opennash.com/companies/broadcom/) / Staff Layout Engineer ## Job description ### Please Note 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. ### Job Description Staff Layout Engineer Job descriptions and the level of expertise: The descriptions are for layout engineers for our Library Group. Library Group is a part of Central Engineering Group. In Library Group, we focus on circuit design for memory, I/O (Input/Output), and Standard Cells. ### Requirements IC Layout Strong layout knowledge with a minimum of 8 years of experience Skills include Cadence layout, Cadence schematic capture, using CALIBRE & Hercules verification tools. - Strong layout knowledge in submicron processes, e.g. 16nm, 7nm, 5nm,2nm,A14 and below Experienced in digital (standard cell, memory, I/O) layout Experienced in analog layout is also a plus Job description: IC Layout Responsible to understand and apply all necessary layout guidelines (standard cells, I/O memories), new process rules and other technical requirements for quality layout - Schedule time-line & layout floor-planning - Complete quality layout and verification within planned schedule (without supervision for experienced engineer) Get up to speed quickly for new methodologies, open to new ideas and communicate well with others in the library team Skill Set (Mem) - Strong experience in memory layout design and physical verifications, including LVS, DRC, ERC, Antenna, and Electro Migration in CMOS processes. Experienced in Cadence Layout tools VIRTUOSO (XL,VXL or EXL), and CALIBRE verification tools. Good experience in Floor-planning, hierarchy layout and chip integration. Experience in memory compiler will be a plus. Knowledge of Script Programming and SKILL Programming would be a plus. Able to lead or train a team of junior engineers Good knowledge of memory layout topology. Ability to lead new technology reviews to compile documentation of layout methodology, layout flow and guidelines. Self-reliant, with the ability to work independently as well as in a team. Good leadership quality in project management. Re-location Must be available to re-locate to Singapore immediately. Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law. If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence. ## At a glance - Posted by the employer: Oct 12, 2026 - First seen by OpenNash: Oct 18, 2026 - Last checked: Oct 18, 2026 - Listed for: 6 days - Location: Singapore-Yishun - Employment type: Full-time[Apply on Broadcom’s careers site →](https://broadcom.wd1.myworkdayjobs.com/External_Career/job/Singapore-Yishun/Staff-Layout-Engineer_R027299) ## More jobs at Broadcom ### [CAD Engineer](https://jobs.opennash.com/companies/broadcom/jobs/3b2bab1e4acefadd4a30/) Singapore-Yishun ### [Foundation IP Memory Verification Engineer](https://jobs.opennash.com/companies/broadcom/jobs/2dc8f9d1ddb27b3fa756/) Singapore-Yishun ### [IC Layout Engineer](https://jobs.opennash.com/companies/broadcom/jobs/1d0e43578a866dcbef3c/) Singapore-Yishun ### [Senior DFT engineer](https://jobs.opennash.com/companies/broadcom/jobs/275ff8089bdcc2863c58/) Singapore-Yishun ## Similar jobs at other companies ### [Staff Engineer Analog Layout](https://jobs.opennash.com/companies/infineon-technologies/jobs/dae39b856c85418d4dfc/) Infineon Technologies · Hanoi ### [Staff Engineer Analog Layout](https://jobs.opennash.com/companies/infineon-technologies/jobs/a6206d71c9dd6693d96d/) Infineon Technologies · Penang ### [Mask Layout Designer, Staff - Cork, Ireland](https://jobs.opennash.com/companies/qualcomm/jobs/5e7a5b98bb6697ac577d/) Qualcomm · Cork, Ireland ### [Staff Layout Engineer – DPG Layout](https://jobs.opennash.com/companies/micron-technology/jobs/f6d417e3cd6852c8de61/) Micron Technology · Hyderabad - Phoenix Aquila, India ### [IC Package Layout Engineer, Staff](https://jobs.opennash.com/companies/qualcomm/jobs/47cb97a66a019a270f33/) Qualcomm · Hsinchu City, Taiwan OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)