[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Astera Labs jobs](https://jobs.opennash.com/companies/astera-labs/) · [Search jobs](/search/) Astera Labs · San Jose # Principal ATE Test Engineer San Jose Senior individual contributor Operations Listed on Astera Labs’s official careers site. Posted December 19, 2025. Check that it is still open and apply there. [Apply on Astera Labs’s careers site →](https://job-boards.greenhouse.io/asteralabs/jobs/4637712005) [OpenNash Jobs](https://jobs.opennash.com/) / [Astera Labs](https://jobs.opennash.com/companies/astera-labs/) / Principal ATE Test Engineer ## Job description Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com. ### Job Description We are looking for Principal ATE Test Engineers with proven experience in developing and supporting complex mixed-signal silicon SoC products to lead ATE Test solutions. The ideal candidate will develop and oversee SoC test strategy, interact with manufacturing partners, define, and implement ATE programs and own the product from design, initial samples all the way through high volume production ramp. The candidate should have working knowledge of communication/interface protocols such as PCI-Express (Gen-4/5/6), Ethernet, Infiniband, DDR, NVMe, USB, etc. ### Basic Qualifications Strong academic and technical background in electrical engineering. At minimum, a Bachelor’s in EE is required, and a Master’s is preferred. ≥8-year experience releasing complex SoC/silicon products to high volume manufacturing. Working knowledge of high-speed protocols like PCIe, Ethernet, Infiniband, DDR, NVMe, USB, etc. Professional attitude with ability to execute on multiple tasks with minimal supervision. Strong team player with good communication skills to work alongside a team of high caliber engineers. Entrepreneurial, open-mind behavior and can-do attitude. ### Required Experience Hands-on experience with high-speed mixed signal SoC test program/hardware development on multiple high-speed test platforms. Collaboration with design team to define test strategy, create and own test plan. Tester platform selection, design, and development of ATE hardware for wafer sort and final test. Familiar with high-speed load board design techniques. Proven track record of implementing ATE patterns to optimize tester resources and minimize ATE test time while maintaining product quality. Strong knowledge and development of DFT techniques implemented in silicon that provide maximum defect and parametric device coverage – SCAN, MEMBIST, SerDes and other functional tests. Skilled in control interfaces – I2C, I3C, SPI, MDIO, JTAG etc. Expertise in production test of high speed SerDes operating at 16Gbps and higher. Skilled in ATE programming, silicon/ATE bring-up, bench-ATE correlation and debug. Experience with lab equipment including protocol analyzers and oscilloscopes. Experience with using Teradyne or Advantest 93k ATE platform. Proficiency in, at least, one modern programming language such as C/C++, Python. ### Preferred Experience Fluent in data processing using high level programming languages. Experience in running External loopback at wafer sort. Familiarity with modern databases Basic knowledge of RF Testing on ATE Platform. The base salary range is $209,000.00 USD – $240,000.00 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities. ## At a glance - Posted by the employer: Dec 19, 2025 - First seen by OpenNash: Jul 12, 2026 - Last checked: Oct 18, 2026 - Listed for: 303 days - Location: San Jose[Apply on Astera Labs’s careers site →](https://job-boards.greenhouse.io/asteralabs/jobs/4637712005) ## More jobs at Astera Labs ### [(Sr.) Principal Engineer - Field Applications](https://jobs.opennash.com/companies/astera-labs/jobs/b3d9698444b34bdad944/) San Jose ### [Active Electric Cable / Smart Cable Module Lead, AVP](https://jobs.opennash.com/companies/astera-labs/jobs/5729079b36b918beca94/) San Jose ### [Applications Engineering Manager - Ethernet](https://jobs.opennash.com/companies/astera-labs/jobs/ec4146ac75f324fcad12/) San Jose ### [Distinguished Formal Verification](https://jobs.opennash.com/companies/astera-labs/jobs/8acc4f006011f2371073/) San Jose ### [Fabric Modeling and Analysis Engineer for Scale Up Fabric](https://jobs.opennash.com/companies/astera-labs/jobs/0443cc7ea898148d1e5f/) San Jose ## Similar jobs at other companies ### [Test Engineer – HSIO ATE Test Development & Characterization, Engineer to Senior Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/cf40c94f18d6c1f73b5f/) Qualcomm · Hsinchu City, Taiwan ### [Senior Product Test Engineer – Digital / ATE (SoC)](https://jobs.opennash.com/companies/qualcomm/jobs/12e2295b5c0158f756dc/) Qualcomm · Singapore, Central Singapore ### [Principal ATE Test Engineer](https://jobs.opennash.com/companies/renesas-electronics/jobs/06ed631c824b1e42cc47/) Renesas Electronics · Bengaluru, KA, India ### [ATE Test Engineer, Sr Staff Engineer - 18756](https://jobs.opennash.com/companies/synopsys/jobs/8eff36768031a9e2af46/) Synopsys · Nepean, Canada ### [Senior Staff Test Development Engineer – ATE/Semiconductor](https://jobs.opennash.com/companies/marvell-technology/jobs/2b76124922452d97def8/) Marvell Technology [Operations jobs](/functions/operations/) OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)