[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Astera Labs jobs](https://jobs.opennash.com/companies/astera-labs/) · [Search jobs](/search/)

Astera Labs · Haifa, Tel Aviv

# Senior/ Staff Front-End CAD Engineer

Haifa, Tel Aviv Senior individual contributor Operations 

Listed on Astera Labs’s official careers site. Posted March 19, 2026. Check that it is still open and apply there.
[Apply on Astera Labs’s careers site →](https://job-boards.greenhouse.io/asteralabs/jobs/4675017005)

[OpenNash Jobs](https://jobs.opennash.com/) / [Astera Labs](https://jobs.opennash.com/companies/astera-labs/) / Senior/ Staff Front-End CAD Engineer

## Job description

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity.

The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

### Role Overview

Astera Labs is establishing a strategic R&D center in Israel to drive the development of complex semiconductor chips that solve the critical 'data bottlenecks' enabling the future of AI at scale. As we expand our presence in Israel, we're seeking a highly skilled Front-End CAD Engineer to join our local engineering powerhouse from the ground up. As a Front-End CAD Engineer, you will be the backbone of our chip design ecosystem.

You won’t just be using tools; you’ll be architecting the methodologies, automation scripts, and design flows that enable our hardware teams to push the limits of silicon performance. Your work directly impacts the productivity of the design team and the time-to-market for our next-generation processors.

### Key Responsibilities
- Develop, maintain, and optimize RTL generation tools, building automated IPs and SoC schemes
- Create robust applications using Python and Tcl to automate models build, regression and analysis tools and other assisting tools for all disciplines in front-end flows
- Evaluate and integrate Electronic Design Automation (EDA) tools from vendors like Cadence, Synopsys, and Mentor Graphics
- Define the methodologies of usage and integrate AI tools in this fast-growing field impacting all VLSI development flows

### Basic Qualifications
- Bachelor’s degree in Electrical Engineering or a related technical field
- 5+ years of hands-on professional experience in relevant industries
- Proven experience in Python and Tcl within a Linux/Unix environment
- Knowledge and experience in Verilog and/or System Verilog Very good communication skills

### Preferred Experience

Strong understanding of the VLSI design cycle, familiarity with clock domain crossing, simulation, debugging, synthesis and timing analysis Hands-on experience with industry-standard tools for lint, synthesis, simulation Experience with version control systems (Git) and compute cluster management (LSF/SGE) We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

## At a glance
- Posted by the employer: Mar 19, 2026
- First seen by OpenNash: Jul 12, 2026
- Last checked: Oct 18, 2026
- Listed for: 213 days
- Location: Haifa, Tel Aviv[Apply on Astera Labs’s careers site →](https://job-boards.greenhouse.io/asteralabs/jobs/4675017005)

## More jobs at Astera Labs

### [Post-Silicon Validation Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/c54d6c4e4d8ccdb1e33c/)

Haifa, Tel Aviv

### [Principal DFT Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/640b1252bd6e2bf03b0b/)

Haifa, Tel Aviv

### [Principal Emulation Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/d3f7a23af74a93bb0291/)

Haifa, Tel Aviv

### [Senior System Validation Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/6bdbf7b687926ca895ae/)

Haifa, Tel Aviv

### [System Validation Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/bf4070c56349710a45fb/)

Haifa, Tel Aviv

## Similar jobs at other companies

### [RTL Front-End Flow Optimization (CAD)](https://jobs.opennash.com/companies/qualcomm/jobs/edbd5cb75a71f1b5c5aa/)

Qualcomm · Bangalore, India

### [Staff Front-End Developer (Angular)](https://jobs.opennash.com/companies/fortinet/jobs/9fe71ba63f13ed9b8c76/)

Fortinet · Burnaby, BC, Canada

### [Pharmacy Support Staff Front End](https://jobs.opennash.com/companies/cvs-health/jobs/1a910232f53fed21b845/)

CVS Health · Annapolis Junction, MD

### [Front-End Implementation Engineer (Staff) (Timing & Synthesis)- Cork, Ireland](https://jobs.opennash.com/companies/qualcomm/jobs/586521588e65a1490c3b/)

Qualcomm · Cork, Ireland

### [Développeur(euse) Principal(e) Front-End / Lead Front-End Developer](https://jobs.opennash.com/companies/eaton/jobs/0e99d9612be4c929189d/)

Eaton · Brossard, Quebec, CAN

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)