[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Astera Labs jobs](https://jobs.opennash.com/companies/astera-labs/) · [Search jobs](/search/) Astera Labs · Tel Aviv # Manager Design Verification Tel Aviv Manager or lead Design Listed on Astera Labs’s official careers site. Posted September 14, 2026. Check that it is still open and apply there. [Apply on Astera Labs’s careers site →](https://job-boards.greenhouse.io/asteralabs/jobs/4729033005) [OpenNash Jobs](https://jobs.opennash.com/) / [Astera Labs](https://jobs.opennash.com/companies/astera-labs/) / Manager Design Verification ## Job description Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com. Astera Labs is hiring a Manager Design Engineer to help architect and deliver the connectivity silicon powering the world's largest AI clusters. You'll own design execution on complex blocks across our purpose-built products, working at the cutting edge of PCIe, CXL, Ethernet, and emerging rack-scale interconnect technologies. This is a high-impact technical role at a hyper-growth company. You'll partner closely with architecture, verification, DFT, and physical design teams to take features from spec to silicon, while contributing to the design methodology that scales with our roadmap. If you want to ship silicon that defines AI infrastructure, this is the team. ### Key Responsibilities RTL Design & Implementation Own RTL design for assigned blocks from microarchitecture through synthesis sign-off - Develop high-quality, synthesizable Verilog/SystemVerilog with strong attention to PPA Drive design reviews, lint, CDC, and timing closure activities to silicon-ready quality ### Cross-Functional Execution - Partner with architecture to translate specifications into implementation-ready microarchitecture - Collaborate with verification on testplans, coverage closure, and bug triage - Work with DFT and physical design teams on scan, BIST, floorplanning, and timing closure ### Technical Leadership & Quality - Mentor junior engineers and contribute to design methodology, scripts, and best practices Debug complex pre-silicon and post-silicon issues across RTL, gate-level, and emulation environments - Drive structured, data-driven design decisions in support of aggressive tapeout schedules ### Basic Qualifications - Bachelor's degree in Electrical Engineering, Computer Engineering, or related field - 5+ years of digital design experience, including at least one full chip from spec to tapeout - Strong proficiency in Verilog/SystemVerilog, RTL coding, and synthesis flows Hands-on experience with timing closure, CDC, lint, and low-power design techniques - Solid understanding of high-speed serial interfaces (PCIe, Ethernet, or similar) and SoC integration ### Preferred Qualifications MS or PhD in Electrical Engineering or Computer Engineering Experience with PCIe Gen5/Gen6, CXL, UALink, UCIe, or Ethernet MAC/PCS designs - Familiarity with formal verification, emulation, or assertion-based methodologies Background in advanced process nodes (7nm, 5nm, or below) - Strong debug skills across pre-silicon and post-silicon environments We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities. ## At a glance - Posted by the employer: Sep 14, 2026 - First seen by OpenNash: Oct 11, 2026 - Last checked: Oct 18, 2026 - Listed for: 34 days - Location: Tel Aviv[Apply on Astera Labs’s careers site →](https://job-boards.greenhouse.io/asteralabs/jobs/4729033005) ## More jobs at Astera Labs ### [Expert IC Package Design Lead](https://jobs.opennash.com/companies/astera-labs/jobs/2c7a3a5f3fa2cab4030e/) Tel Aviv ### [Physical Design Student](https://jobs.opennash.com/companies/astera-labs/jobs/a21b6b665721fdbcb0ee/) Tel Aviv ### [Senior/ Staff Physical Design Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/acd6542ab4e567f833d2/) Tel Aviv ### [Staff Physical Design Engineer - SoC EMIR Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/83d695a914e907abe2aa/) Tel Aviv ### [Staff/ Principal Design Verification Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/6d3473faa7cb4a037531/) Tel Aviv ## Similar jobs at other companies ### [Design Verification Engineer](https://jobs.opennash.com/companies/siemens/jobs/3469736e66b7ab53255d/) Siemens ### [R&D Engineering, Staff Engineer - Design Verification/ VIP Verification Engineers](https://jobs.opennash.com/companies/synopsys/jobs/20c73d34cbd8b7178cdd/) Synopsys · Delhi, India ### [Design Verification Engineer II](https://jobs.opennash.com/companies/microsoft/jobs/e0e64d6ed7ea9cff1d03/) Microsoft · India, Karnataka, Bangalore ### [BT - Design Verification Sr Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/8a4545cadb1eb8810d4d/) Qualcomm · Bangalore, India OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)