[Skip to main content](#main-content) [ OpenNash ](https://opennash.com/) / [Jobs](https://jobs.opennash.com/) [ 01 Search jobs](https://jobs.opennash.com/search/)[ 02 Companies](https://jobs.opennash.com/explore/)[ 03 Hiring report](https://jobs.opennash.com/reports/hiring/)[ 04 AI assistants](https://jobs.opennash.com/connect/)[ 05 How it works](https://jobs.opennash.com/methodology/) Astera Labs · San Jose # Physical Design and CAD Engineer San Jose $160,000–$200,000 Design Listed on Astera Labs’s official careers site. Posted November 6, 2026. Check that it is still open and apply there. [Apply on Astera Labs’s careers site →](https://job-boards.greenhouse.io/asteralabs/jobs/4752247005) [OpenNash Jobs](https://jobs.opennash.com/) / [Astera Labs](https://jobs.opennash.com/companies/astera-labs/) / Physical Design and CAD Engineer ## Job description Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com. About the Role As a Physical Design & CAD Engineer, you will serve as a Technical Lead developing Astera Labs’ next-generation connectivity ASICs for cloud and AI infrastructure. This role combines Physical Design CAD methodology development with hands-on place-and-route (PNR) implementation. You will develop and optimize automated design flows for advanced process nodes while contributing to block-level physical design, timing closure, and GDSII signoff. You will collaborate with cross-functional engineering teams to improve design efficiency, automation, and silicon implementation. ### What You'll Do Develop and maintain Physical Design CAD flows and methodologies for advanced process nodes. Build automation frameworks using Python and Tcl to support synthesis through signoff. Perform hands-on Physical Design and PNR, including floorplanning, placement, CTS, routing, and timing closure. Develop and optimize EDA tool flows for timing analysis, extraction, EM/IR, and physical verification. Support block-level implementation from synthesis through GDSII signoff. Improve design quality, automation, and flow efficiency. Collaborate with design, verification, and engineering teams to support ASIC development and tapeout. ### Basic Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field; Master's degree preferred. 5+ years of experience in ASIC Physical Design, CAD methodology, or design automation. Strong understanding of physical design implementation and RTL-to-GDSII methodologies. Experience developing or maintaining Physical Design CAD flows. Hands-on experience with PNR, timing closure, and physical design signoff. Proficiency in Python and/or Tcl scripting. Experience with Cadence and/or Synopsys physical design tools. Experience with advanced semiconductor process nodes (7nm or below). ### Preferred Qualifications Experience with 3nm or more advanced process technologies. Experience building automated CAD flows from synthesis through signoff. Familiarity with Cadence Innovus, Tempus, Genus, Synopsys ICC2, Fusion Compiler, and PrimeTime. Experience with EM/IR analysis, DRC/LVS, ECO, and timing signoff methodologies. Experience with block-level ownership through tapeout. Experience developing scalable CAD methodologies and automation frameworks. Compensation The base salary range for this role is $160,000–$200,000 USD. Your salary will be determined based on your experience and the pay of employees in similar positions. We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities. ## At a glance - Posted by the employer: Nov 6, 2026 - First seen by OpenNash: Nov 8, 2026 - Last checked: Nov 8, 2026 - Listed for: 2 days - Location: San Jose - Pay: $160,000–$200,000[Apply on Astera Labs’s careers site →](https://job-boards.greenhouse.io/asteralabs/jobs/4752247005) ## Hiring at Astera Labs - Open jobs: 179 - New in the last 7 days: After two weekly collections - Tracked since: Jul 12, 2026 [All Astera Labs jobs](https://jobs.opennash.com/companies/astera-labs/) · [Weekly hiring report](/reports/hiring/) ## More jobs at Astera Labs ### [Design Verification Tech Lead- SerDes/PHY IP](https://jobs.opennash.com/companies/astera-labs/jobs/1e85866cfa743b0673c9/) San Jose ### [Hardware Design Engineering, Senior Director - Signal Connectivity Rack-Scale Platforms](https://jobs.opennash.com/companies/astera-labs/jobs/5b67cc84296369be4c16/) San Jose ### [Principal / Senior Principal Electrical Design Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/d2d6782b2ccccf7372ca/) San Jose ### [Principal Analog Mixed-Signal Design Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/1619cfdca7bbff7012a0/) San Jose ### [Principal CAD Methodology Engineer, Physical Design](https://jobs.opennash.com/companies/astera-labs/jobs/e03167dfa4f686161f65/) San Jose ## Similar jobs at other companies ### [Senior Physical Design CAD](https://jobs.opennash.com/companies/cisco-systems/jobs/646f12182af96ef907e0/) Cisco Systems · Caesarea, Israel ### [Silicon Physical Design CAD Engineer](https://jobs.opennash.com/companies/microsoft/jobs/d047141045a6e2b56e7a/) Microsoft · India, Karnataka, Bangalore ### [SoC Physical Design CAD Engineer (Staff/Sr Staff)](https://jobs.opennash.com/companies/qualcomm/jobs/de557e36c083dee95dbc/) Qualcomm · Bangalore, India ### [Physical Design & Signoff CAD Engineer](https://jobs.opennash.com/companies/meta-platforms/jobs/8dc5bdc0442689fe9011/) Meta Platforms · Taipei, Taiwan ### [Physical Design CAD Engineer](https://jobs.opennash.com/companies/nvidia/jobs/8ccc45f21c0e19658e99/) NVIDIA [Design jobs](/functions/design/) OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. [ OpenNash ](https://opennash.com/) AI-native services firm that builds custom software and 24/7 AI agents. OpenNash Jobs is an OpenNash Applied AI project. [Book time with OpenNash](https://calendly.com/opennash/new-meeting?hide_gdpr_banner=1) Jobs - [Search jobs](https://jobs.opennash.com/search/) - [Companies](https://jobs.opennash.com/explore/) - [Hiring report](https://jobs.opennash.com/reports/hiring/) - [AI assistants](https://jobs.opennash.com/connect/) - [How it works](https://jobs.opennash.com/methodology/) OpenNash - [opennash.com](https://opennash.com/) - [Services](https://opennash.com/ai-agent-consulting/) - [OpenNash CX](https://opennash.com/cx/) - [AI Tools](https://opennash.com/ai-tools/) - [Blog](https://opennash.com/blog/) - [About](https://opennash.com/about/) Contact - [hello@opennash.com](mailto:hello@opennash.com) - [LinkedIn](https://www.linkedin.com/company/opennash) - [Support](https://jobs.opennash.com/support/) - [Privacy](https://jobs.opennash.com/privacy/) - [Terms](https://jobs.opennash.com/terms/) © 2026 OpenNash, Inc. Company names and public job postings belong to their respective owners. Employers control source availability and application decisions.