[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Astera Labs jobs](https://jobs.opennash.com/companies/astera-labs/) · [Search jobs](/search/) Astera Labs · Toronto # Sr. Principal Program Manager, ASIC Design Toronto Manager or lead CAD 195,000 to CAD 240,000 Design Listed on Astera Labs’s official careers site. Posted June 24, 2026. Check that it is still open and apply there. [Apply on Astera Labs’s careers site →](https://job-boards.greenhouse.io/asteralabs/jobs/4709339005) [OpenNash Jobs](https://jobs.opennash.com/) / [Astera Labs](https://jobs.opennash.com/companies/astera-labs/) / Sr. Principal Program Manager, ASIC Design ## Job description Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com. ### Role Overview As a Sr. Principal Program Manager, ASIC Design at Astera Labs, you will own the cross-functional execution framework for advanced ASIC programs from early planning through tapeout. You will drive milestones, dependencies, execution reviews, decision-making forums, risk management, and tapeout readiness across multiple engineering teams. You will partner closely with architecture, RTL design, functional verification, emulation, DFT, synthesis, physical design, CAD, IP, product management, engineering leadership, and external partners. This is a high-impact role for a technical program leader who can operate in a fast-moving environment, manage ambiguity, drive accountability, and establish scalable execution practices across complex silicon development programs. ### Key Responsibilities Program Execution & Planning Lead pre-silicon execution of complex ASIC and subsystem programs from concept through tapeout. Own program plans, schedules, milestones, dependencies, risk registers, dashboards, and executive-level status reporting. Drive pre-silicon and NPD phase-gate execution from kickoff through final GDS handoff, ensuring cross-functional readiness across architecture, RTL, verification, DFT, physical design, signoff, and tapeout. Cross-Functional Alignment & Coordination Drive cross-functional alignment across architecture, RTL design, verification, emulation, DFT, synthesis, physical design, CAD, IP integration, product management, and external partners. Track IP delivery, PDK updates, CAD/EDA flow readiness, tool dependencies, and foundry requirements. Partner with Post-Silicon PM and Validation teams to absorb feedback from post silicon bring up, including bug reports and Si issues. Risk Management & Decision-Making Identify execution risks, lead risk mitigation plans, and drive trade-off decisions across scope, schedule, resources, and quality. Communicate program health, risks, dependencies, and decisions clearly to engineering teams, senior leaders, executives, and external partners. Process & Operational Excellence Establish scalable program management practices, operating rhythms, decision forums, documentation standards, and communication mechanisms, lead constant improvement. ### Basic Qualifications Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related technical field. 10+ years of experience in ASIC/SoC development or silicon program execution, including 3+ years in technical program management, engineering program management, or technical leadership. Experience managing pre-silicon ASIC development flows, including architecture planning, RTL design, functional verification, synthesis, DFT, physical design, timing closure, signoff, and tapeout. Experience with advanced process nodes and high-performance ASIC/SoC development. Strong understanding of ASIC development milestones from product requirements through final GDS handoff. Familiarity with EDA flows, CAD infrastructure, IP integration, PDK readiness, foundry requirements, and vendor dependency management. Experience with pre-silicon validation platforms such as simulation, emulation, FPGA prototyping, or hardware/software co-validation. Experience driving complex cross-functional programs with multiple engineering teams, technical dependencies, external vendors, and aggressive schedules. ### Preferred Qualifications Strong technical judgment with the ability to manage trade-offs across performance, power, area, cost, schedule, quality, and risk. Excellent communication, organizational, leadership, and stakeholder-management skills. Ability to influence without authority across global, cross-functional, and cross-cultural teams. Ability to operate independently in a fast-paced, ambiguous, high-growth environment. Experience with high-speed connectivity, SerDes, PHY, PCIe, CXL, Ethernet, networking, switching, or AI infrastructure silicon. Salary range is CAD 195,000 to CAD 240,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits. We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities. ## At a glance - Posted by the employer: Jun 24, 2026 - First seen by OpenNash: Jul 12, 2026 - Last checked: Oct 18, 2026 - Listed for: 116 days - Location: Toronto - Pay: CAD 195,000 to CAD 240,000[Apply on Astera Labs’s careers site →](https://job-boards.greenhouse.io/asteralabs/jobs/4709339005) ## More jobs at Astera Labs ### [Digital Design Manager](https://jobs.opennash.com/companies/astera-labs/jobs/a32528d1334120782159/) Toronto ### [Principal Analog Mixed-Signal Design Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/dd2fde37605dd561413b/) Toronto ### [Senior Design Verification Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/344309c72011f7daa815/) Toronto ### [Senior Digital Design Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/b29b3fb9b4eeb72aa067/) Toronto ### [Technical Lead Physical Design Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/3c5e47448b2be8de5490/) Toronto ## Similar jobs at other companies ### [ASIC/FPGA Design Verification Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/b9ebab233b8dca4884ac/) Qualcomm · Ottawa, Ontario, Canada ### [ASIC/FPGA Design Verification Engineer, Senior](https://jobs.opennash.com/companies/qualcomm/jobs/f7cc8fb7b0460376d7d6/) Qualcomm · Ottawa, Ontario, Canada ### [Principal ASIC Design Engineer](https://jobs.opennash.com/companies/on-semiconductor/jobs/21c30f3fa80af869b324/) ON Semiconductor · Bangalore, Karnataka, India ### [Principal ASIC Chip Design Engineer](https://jobs.opennash.com/companies/nvidia/jobs/a46aaa277683d79615ec/) NVIDIA ### [Principal ASIC Design Engineer](https://jobs.opennash.com/companies/micron-technology/jobs/e701434987ef0aa16ab8/) Micron Technology OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)