[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Arista Networks jobs](https://jobs.opennash.com/companies/arista-networks/) · [Search jobs](/search/) Arista Networks · Santa Clara, CA # Senior Hardware Design Engineer, Ethernet Switching Santa Clara, CA, United States Full-time Senior individual contributor $180,000 to $275,000 Design Listed on Arista Networks’s official careers site. Posted September 2, 2026. Check that it is still open and apply there. [Apply on Arista Networks’s careers site →](https://jobs.smartrecruiters.com/AristaNetworks/744000147078468-senior-hardware-design-engineer-ethernet-switching) [OpenNash Jobs](https://jobs.opennash.com/) / [Arista Networks](https://jobs.opennash.com/companies/arista-networks/) / Senior Hardware Design Engineer, Ethernet Switching ## Job description Who You’ll Work With Working closely with cross-functional teams including software, product management, and manufacturing, our engineers innovate on system architectures, high-speed PCB designs, and signal integrity to deliver state-of-the-art products that drive network performance and reliability. The total estimated annual compensation range for this position, inclusive of base salary, bonus, and equity, is $300,000 to $655,000. This range is a good faith estimate only. Bonus and equity are discretionary, subject to plan terms, and are not guaranteed components of total compensation. Actual total annual compensation may vary based on employee performance, company or equity performance, company policy, board approval, or similar factors. Please see additional base salary information below. ### What You'll Do Our Hardware Design Engineering team is at the forefront of developing high-speed networking and Ethernet products used in Enterprise campuses, hyperscale datacenters and bleeding edge AI clusters. The team is responsible for the end-to-end design and development of advanced hardware solutions that meet the demands of modern networking environments. Candidates for this position would be responsible for the entire hardware design process: Authoring Functional Specifications of high power and high density Ethernet switches used in AI networks Selecting and Qualifying Components Schematic Capture (both flat and hierarchical) Working closely with eCAD teams on PCB layout and component footprints Working with internal teams to run (or run your own) signal integrity simulations on both power and datapath signals Specifying PCB stackup and fabrication details with various PCB vendors Working closely with local and overseas Contract Manufacturers (CM), from proto through production Lab bring up and debug of prototypes Driving complex system debug between software, hardware, and test teams Training CM for high yield test and manufacturing Guiding groups of engineers and mentoring younger engineers ## Qualifications BSEE or MSEE 10+ years of relevant experience in hardware engineering Experience designing Networking Hardware, particularly involving 100G and 200G PAM4 Ethernet switching Embedded x86/ARM system design is highly desirable Experience designing 20+ layer count boards featuring 50G+ signals, and advanced PCB manufacturing technologies such as sequential lamination, HDI, and ultra-low-loss materials Experience working with multi-phase DC/DC’s for high current, high transient loads Experience working with High speed interfaces, such as DDR, PCIe Writing specifications and drawing schematics for high complexity boards Working closely with CAD designers on complicated layout and routing Working closely with Software and test engineers to bring-up and debug systems - Familiarity with signal integrity and power integrity concepts and tools, such as: impedance, PDN’s, differential routing, insertion loss, S-parameters, TDR’s, VNA’s Experience with mass production - Design for Manufacturability (DFM) FPGA design and system simulation using Verilog Working with Contract Manufacturers Successfully taking products from concept to production Base Salary Information: The new hire base pay for this role has a pay range of $180,000 to $275,000. Arista offers different pay ranges based on work location, so that we can offer consistent and competitive pay appropriate to the market. The actual base pay offered will be based on a wide range of factors, including skills, qualifications, relevant experience, and work location. The salary range provided reflects base pay only. As described above, this position may also be eligible for discretionary Arista bonuses and equity. US- based employees are also entitled to benefits including medical, dental, vision, wellbeing, tax savings and income protection. The recruiting team can share more details during the hiring process specific to the role and location. #LI-AC1 ## At a glance - Posted by the employer: Sep 2, 2026 - First seen by OpenNash: Jul 10, 2026 - Last checked: Oct 17, 2026 - Listed for: 99 days - Location: Santa Clara, CA, United States - Employment type: Full-time - Pay: $180,000 to $275,000[Apply on Arista Networks’s careers site →](https://jobs.smartrecruiters.com/AristaNetworks/744000147078468-senior-hardware-design-engineer-ethernet-switching) ## More jobs at Arista Networks ### [FPGA Design Engineer](https://jobs.opennash.com/companies/arista-networks/jobs/76998ba751a7396e5ce7/) Santa Clara, CA, United States ### [Hardware Design Integrity Engineer](https://jobs.opennash.com/companies/arista-networks/jobs/f6230761b445bd2e64d1/) Santa Clara, CA, United States ### [Mechanical Design Engineer (Tooling Design Focus)](https://jobs.opennash.com/companies/arista-networks/jobs/067497ce4258f271bc23/) Santa Clara, CA, United States ### [Senior PCB Design Engineer](https://jobs.opennash.com/companies/arista-networks/jobs/12c66e16ad0150a7c75e/) Santa Clara, CA, United States ### [BIOS Senior/Lead Software Engineer](https://jobs.opennash.com/companies/arista-networks/jobs/3503762717cbfd4c01cf/) Santa Clara, CA, United States ## Similar jobs at other companies ### [Hardware Engineer Stf/ Digital Design](https://jobs.opennash.com/companies/lockheed-martin/jobs/f4e1a8002ca8a210de04/) Lockheed Martin · Owego, NY ### [Senior Electrical Hardware Design Engineer](https://jobs.opennash.com/companies/general-dynamics/jobs/d65304e0b2a329d9aa54/) General Dynamics · Dedham, MA, US ### [#Hardware Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/14cb65e89af044710f99/) Qualcomm · San Diego, California, United States of America ### [Senior Electrical Hardware Design Engineer](https://jobs.opennash.com/companies/bae-systems/jobs/47588c76e482c7f46175/) BAE Systems · Westminster, Colorado, United States ### [Baseband Hardware Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/9ab8ac093069ebe2a80a/) Qualcomm · San Diego, California, United States of America OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)