[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Arista Networks jobs](https://jobs.opennash.com/companies/arista-networks/) · [Search jobs](/search/) Arista Networks · Santa Clara, CA # FPGA Design Engineer Santa Clara, CA, United States Full-time $110,000 to $170,000 Design Listed on Arista Networks’s official careers site. Posted October 9, 2026. Check that it is still open and apply there. [Apply on Arista Networks’s careers site →](https://jobs.smartrecruiters.com/AristaNetworks/744000154787389-fpga-design-engineer-) [OpenNash Jobs](https://jobs.opennash.com/) / [Arista Networks](https://jobs.opennash.com/companies/arista-networks/) / FPGA Design Engineer ## Job description Who You’ll Work With You will work closely with cross-functional hardware, software, and manufacturing engineering teams to innovate new system architectures and drive FPGA development from initial concept to final delivery. ### What You’ll Do Our Hardware Design Engineering team is at the forefront of developing high-speed networking and Ethernet products used in enterprise campuses, hyperscaler data centers, and bleeding-edge AI clusters. The team is responsible for the end-to-end design and development of advanced hardware solutions that meet the demands of modern networking environments. As a core member of the FPGA Design and Verification team, you will drive the development of high-performance control path FPGAs powering Arista’s flagship data center platforms. You will own the full design lifecycle—from gathering architectural requirements and reviewing board schematics to executing rigorous verification, leading system bring-up, and supporting production deployment. ### Responsibilities RTL Development & Verification: Develop, integrate, simulate, and verify Verilog and SystemVerilog RTL code, including custom testbench creation. ### FPGA Flow Implementation Execute the full FPGA development flow, including synthesis, place and route, timing closure, and in-system hardware debugging. ### System-Level Integration Collaborate directly with hardware and software engineering teams to drive rapid bring-up and debugging of next-generation network switch platforms. ### Design & Architecture Reviews Actively participate in peer RTL code reviews, as well as PCB schematic and board design reviews. ### Toolchain Automation Develop AI-skills, Python, Tcl, or shell scripts to streamline data processing and automate FPGA design workflows. ### Concepts & Skills You Will Gain Switching Architectures Master data and control path architectures in modern Ethernet switches, alongside critical I/O interfaces (e.g., PCIe, Interlaken, Ethernet PHY/MAC, SMBus, SPI, MDIO, JTAG). ### Networking Protocols Gain hands-on experience with Ethernet-based protocols, including PTP, sFlow, and PoE. ### Practical FPGA Engineering Learn to navigate real-world design challenges, including tight timing closure, resource optimization, clock domain crossing, and complex state machine design. ### Multi-Vendor Ecosystems Develop expertise across major vendor FPGA architectures, toolchains, and IDEs. ### Cross-Functional System Design Build skills in interpreting complex PCB schematics, running advanced simulation frameworks, and solving multidisciplinary hardware/software challenges. ## Qualifications 5 years or more of hands-on experience in Verilog/SystemVerilog RTL design. Proven background in Control Path design. Direct experience with On-Chip Bus interfaces (e.g., I2C, SPI, MDIO, PCIe, AXI). ### Local to the Bay area Preferred Experience with Ethernet Data Path architecture and design. Hands-on experience with Streaming Bus interfaces (e.g., AXI-Stream). Background in FPGA resource management and timing closure. Proficiency in Python, Tcl, or general scripting for EDA tool automation. ### Lab Debugging & Validation Utilize logic analyzers (LA), oscilloscopes, and vendor-specific debug tools for lab bring up, debug, and validation. ### Compensation Information The new hire base pay for this role has a pay range of $110,000 to $170,000. Arista offers different pay ranges based on work location, so that we can offer consistent and competitive pay appropriate to the market. The actual base pay offered will be based on a wide range of factors, including skills, qualifications, relevant experience, and work location. The salary range provided reflects base pay only. As described above, this position may also be eligible for discretionary Arista bonuses and equity. US- based employees are also entitled to benefits including medical, dental, vision, wellbeing, tax savings and income protection. The recruiting team can share more details during the hiring process specific to the role and location. ## At a glance - Posted by the employer: Oct 9, 2026 - First seen by OpenNash: Oct 10, 2026 - Last checked: Oct 17, 2026 - Listed for: 8 days - Location: Santa Clara, CA, United States - Employment type: Full-time - Pay: $110,000 to $170,000[Apply on Arista Networks’s careers site →](https://jobs.smartrecruiters.com/AristaNetworks/744000154787389-fpga-design-engineer-) ## More jobs at Arista Networks ### [Hardware Design Integrity Engineer](https://jobs.opennash.com/companies/arista-networks/jobs/f6230761b445bd2e64d1/) Santa Clara, CA, United States ### [Mechanical Design Engineer (Tooling Design Focus)](https://jobs.opennash.com/companies/arista-networks/jobs/067497ce4258f271bc23/) Santa Clara, CA, United States ### [Senior Hardware Design Engineer, Ethernet Switching](https://jobs.opennash.com/companies/arista-networks/jobs/d12c9787c28cf3cccc49/) Santa Clara, CA, United States ### [Senior PCB Design Engineer](https://jobs.opennash.com/companies/arista-networks/jobs/12c66e16ad0150a7c75e/) Santa Clara, CA, United States ### [BIOS Senior/Lead Software Engineer](https://jobs.opennash.com/companies/arista-networks/jobs/3503762717cbfd4c01cf/) Santa Clara, CA, United States ## Similar jobs at other companies ### [FPGA Firmware Engineer / FPGA Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/44db9bb8d5725623875a/) Qualcomm · San Diego, California, United States of America ### [ASIC & FPGA Design Engineer - E2](https://jobs.opennash.com/companies/lockheed-martin/jobs/4510ab87f7a931bd10e6/) Lockheed Martin · Liverpool, NY ### [ASIC & FPGA Design Engineer Sr](https://jobs.opennash.com/companies/lockheed-martin/jobs/90d5256c62b52a8fdb0d/) Lockheed Martin · Boulder, CO ### [Project Engineer II – FPGA Lead & Design Engineer](https://jobs.opennash.com/companies/bae-systems/jobs/6a3604a59465d0d11edd/) BAE Systems · Westminster, Colorado, United States ### [FPGA Design Senior Engineer](https://jobs.opennash.com/companies/bae-systems/jobs/6680e97671a82ed23736/) BAE Systems · Nashua, New Hampshire, United States OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)