[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Arista Networks jobs](https://jobs.opennash.com/companies/arista-networks/) · [Search jobs](/search/) Arista Networks · Santa Clara, CA # PCB Component Engineer Santa Clara, CA, United States Full-time $120,000 to $180,000 Operations Listed on Arista Networks’s official careers site. Posted August 31, 2026. Check that it is still open and apply there. [Apply on Arista Networks’s careers site →](https://jobs.smartrecruiters.com/AristaNetworks/744000146567929-pcb-component-engineer) [OpenNash Jobs](https://jobs.opennash.com/) / [Arista Networks](https://jobs.opennash.com/companies/arista-networks/) / PCB Component Engineer ## Job description We are seeking a highly skilled and experienced PCB Component Engineer to spearhead our printed circuit board design, layout, and manufacturing readiness strategies. In this role, you will act as the ultimate technical authority and gatekeeper between our hardware layout teams and manufacturing partners. You will own the entire PCB lifecycle from schematic capture and advanced stack-up architecture through high-yield mass production, ensuring unparalleled signal integrity, reliability, and Design for Manufacturability (DFM). Who You’ll Work With Arista Component Engineers work closely with Design Engineers, Supply Chain Management, and New Product Introduction Engineers to identify new components, drive an alternate sourcing strategy, and successfully launch products and sustain them in production. Component Engineers are responsible for ensuring components meet quality, reliability, and assurance of supply requirements for use in Arista products. Component Engineers report to the Component Engineering Manager. ### What You’ll Do - Partner with Arista development engineers, commodity teams, and suppliers to create innovative PCB solutions - Assess and qualify PCB suppliers - Contribute to the development of PCB commodity strategy - Participate in the supplier selection process - Take part in technical and process audits of suppliers as needed Lead PCB failure analysis and drive containment, corrective actions, and risk assessment - Work closely with manufacturing and engineering teams to resolve complex technical issues - Collaborate with cross-functional teams across the organization Effectively communicate complex technical concepts and solutions ## Qualifications ### Education Bachelor of Science (B.S.) in Electrical Engineering, Materials Science, or a related technical discipline. ### Experience 8+ years of direct, hands-on experience in PCB design, layout, and fabrication management. ### Tool Proficiency Mastery of advanced ECAD suites, specifically Altium Designer, Cadence Allegro, or Siemens Xpedition, along with automated validation tools like Valor NPI. ### Manufacturing Depth Comprehensive understanding of PCB fabrication processes (e.g., plating, etching, lamination, drilling aspect ratios) and raw material properties (laminates, resins, copper foils). ### Process Excellence Working knowledge of IPC standards (IPC-2221, IPC-6012, IPC-7351) and quality frameworks (DOE, DFMEA). ### Preferred Qualifications and Competencies Master’s Degree (M.S.) in Electrical Engineering or Materials Science. Formally certified as an IPC Certified Interconnect Designer (CID or CID+). Prior experience managing layout teams in high-volume consumer electronics or high-reliability (aerospace/automotive) environments. ### Technical Leadership Lead and mentor a team of PCB layout designers, establishing standardized design methodologies, library management practices, and component footprint guidelines. ### Advanced Architecture & Layout Drive architectural decisions for complex, multi-layer, high-density interconnect (HDI) printed circuit boards incorporating microvias, blind/buried vias, and advanced material stack-ups. ### DFx Mastery Enforce strict Design for Manufacturability (DFM), Design for Assembly (DFA), and Design for Testing (DFT) guidelines to maximize production yield and eliminate vendor Engineering Questions (EQs). ### Signal & Power Integrity Collaborate closely with hardware and SI/PI engineers to implement constraint-driven routing for high-speed digital interfaces (e.g., PCIe, DDR4/DDR5, USB4) and RF circuits. ### Vendor & Supply Chain Liaison Technical point of contact for external fabrication and assembly partners. Map and align internal design constraints to tier-1 vendor capabilities. ### Quality & Root Cause Analysis Lead failure analysis investigations (8D, FMEA) for PCB fabrication or assembly defects, implementing robust corrective actions. ### DFA (Assembly) Optimizing component spacing, orientation, fiducial placement, and thermal relief pads to prevent defects like tombstoning. ### DFT (Testing) Integrating test points, boundary scan paths, and fixture access areas without compromising signal integrity. ### DFM Software High proficiency in automated validation tools like Valor NPI, Altium DFM Check, or Allegro Constraint Manager. ### Vendor Capability Mapping Aligning design constraints to the explicit capabilities of specific tier-1 and tier-2 fabrication facilities. ### EQ Resolution Evaluating and approving fabricator Engineering Questions (EQs) regarding material substitutions or copper etching adjustments. Compensation Information The new hire base pay for this role has a pay range of $120,000 to $180,000. Arista offers different pay ranges based on work location, so that we can offer consistent and competitive pay appropriate to the market. The actual base pay offered will be based on a wide range of factors, including skills, qualifications, relevant experience, and work location. The pay range provided reflects base pay only and in addition certain roles may also be eligible for discretionary Arista bonuses and equity. Employees in Sales roles are eligible to participate in Arista’s Sales Incentive Plan, which pays commissions calculated as a percentage of eligible sales. US-based employees are also entitled to benefits including medical, dental, vision, wellbeing, tax savings and income protection. The recruiting team can share more details during the hiring process specific to the role and location. #LI-SP1 ## At a glance - Posted by the employer: Aug 31, 2026 - First seen by OpenNash: Oct 10, 2026 - Last checked: Oct 17, 2026 - Listed for: 47 days - Location: Santa Clara, CA, United States - Employment type: Full-time - Pay: $120,000 to $180,000[Apply on Arista Networks’s careers site →](https://jobs.smartrecruiters.com/AristaNetworks/744000146567929-pcb-component-engineer) ## More jobs at Arista Networks ### [Electrical New Product Engineering (ENPIE)](https://jobs.opennash.com/companies/arista-networks/jobs/d75ea249f86939f1234a/) Santa Clara, CA, United States ### [Hardware Engineering Manager](https://jobs.opennash.com/companies/arista-networks/jobs/16190a8909e72f65f642/) Santa Clara, CA, United States ### [Hardware NPI / Debug Engineer](https://jobs.opennash.com/companies/arista-networks/jobs/747c8138b0ab160c60c7/) Santa Clara, CA, United States ### [Lead Optics Test Engineer (ODVT)](https://jobs.opennash.com/companies/arista-networks/jobs/0b6e9b9703d1b6b753b6/) Santa Clara, CA, United States ### [MCAD Application Engineer](https://jobs.opennash.com/companies/arista-networks/jobs/66e7c026dbb747aab61e/) Santa Clara, CA, United States ## Similar jobs at other companies ### [Component Engineer](https://jobs.opennash.com/companies/lockheed-martin/jobs/98c97c5a6cd3d6589103/) Lockheed Martin · Englewood, CO ### [Component Engineer](https://jobs.opennash.com/companies/lockheed-martin/jobs/f25d0d3fdd7fcb6ad51f/) Lockheed Martin · Grand Prairie, TX ### [PCB Design Engineer](https://jobs.opennash.com/companies/general-dynamics/jobs/19c8ca326ab1dcf31bb6/) General Dynamics · Pittsfield, MA, US ### [Specialist - Component Engineer](https://jobs.opennash.com/companies/hubbell/jobs/7070fe70eb8cfab5f3a8/) Hubbell · Chennai, TN, IN ### [Sr. Component Engineer](https://jobs.opennash.com/companies/sanmina-sci/jobs/360103e43dc090d5a5ba/) Sanmina-SCI · San Jose, CA, US OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)