[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Apple jobs](https://jobs.opennash.com/companies/apple/) · [Search jobs](/search/)

Apple

# SoC Power Flow Methodology Engineer

Beaverton, United States of America Operations 

Listed on Apple’s official careers site. Posted April 10, 2026. Check that it is still open and apply there.
[Apply on Apple’s careers site →](https://jobs.apple.com/en-us/details/200657085/soc-power-flow-methodology-engineer)

[OpenNash Jobs](https://jobs.opennash.com/) / [Apple](https://jobs.opennash.com/companies/apple/) / SoC Power Flow Methodology Engineer

## Job description

Are you passionate about crafting solutions to intricate challenges? Join the Low Power group at Silicon Technologies and contribute to the development of cutting-edge technology and capabilities for low-power chip design. Your work will fuel Apple’s next-generation chips! Responsible for developing and improving low-power flow algorithms using AI and machine learning, which significantly impacts the work of many designers involved in mobile system-on- chips.

## At a glance
- Posted by the employer: Apr 10, 2026
- First seen by OpenNash: Jul 10, 2026
- Last checked: Oct 18, 2026
- Listed for: 191 days
- Location: Beaverton, United States of America[Apply on Apple’s careers site →](https://jobs.apple.com/en-us/details/200657085/soc-power-flow-methodology-engineer)

## More jobs at Apple

### [3rd Party IP Engineering Program Manager](https://jobs.opennash.com/companies/apple/jobs/0654c71128b8e5926ad8/)

Beaverton, United States of America

### [Analog Layout Automation Engineer](https://jobs.opennash.com/companies/apple/jobs/62821b736c3f500ef2ca/)

Beaverton, United States of America

### [CAD Engineer - Circuit Simulation Methodology](https://jobs.opennash.com/companies/apple/jobs/ac6642e79f0ca76194c6/)

Beaverton, United States of America

### [CAD Engineer - Custom EMIR Methodology](https://jobs.opennash.com/companies/apple/jobs/e5d3f3bdce37454215bb/)

Beaverton, United States of America

## Similar jobs at other companies

### [SOC Verification and Methodology Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/eae4cf73321e9593c9a8/)

Qualcomm · San Diego, California, United States of America

### [SOC Verification and Methodology Engineer -Staff](https://jobs.opennash.com/companies/qualcomm/jobs/e6dd5e5e84cacceeca14/)

Qualcomm · San Diego, California, United States of America

### [Design Technology Co-Optimization (DTCO) Engineer, Design flow and Methodology](https://jobs.opennash.com/companies/samsung-electronics/jobs/9d14a8f725253547fc35/)

Samsung Electronics · Austin, TX, USA

### [Senior DFT Power Methodology Engineer](https://jobs.opennash.com/companies/nvidia/jobs/2f1ef76bd8351745880b/)

NVIDIA · US, CA, Santa Clara

### [Power Methodology and Modeling Engineer - New College Grad 2026](https://jobs.opennash.com/companies/nvidia/jobs/c7a914340002c7c2b487/)

NVIDIA · US, TX, Austin

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)