[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Apple jobs](https://jobs.opennash.com/companies/apple/) · [Search jobs](/search/)

Apple

# ASIC Design Engineering Lead - SoC IP DMA

Sunnyvale, United States of America Manager or lead Design 

Listed on Apple’s official careers site. Posted October 5, 2026. Check that it is still open and apply there.
[Apply on Apple’s careers site →](https://jobs.apple.com/en-us/details/200686858/asic-design-engineering-lead-soc-ip-dma)

[OpenNash Jobs](https://jobs.opennash.com/) / [Apple](https://jobs.opennash.com/companies/apple/) / ASIC Design Engineering Lead - SoC IP DMA

## Job description

In this highly visible, hands-on role, you will lead a team of engineers at the center of Apple's SOC IP DMA design effort. Balancing equal parts people management and technical leadership, you will guide your team through the full front-end design cycle, including microarchitecture, RTL delivery, and debug. Your leadership will ensure silicon-ready quality while fostering a culture of teamwork and collaboration, continuous learning, and engineering excellence.

Your work will have direct impact on products used by millions of people worldwide.

## At a glance
- Posted by the employer: Oct 5, 2026
- First seen by OpenNash: Oct 11, 2026
- Last checked: Oct 18, 2026
- Listed for: 13 days
- Location: Sunnyvale, United States of America[Apply on Apple’s careers site →](https://jobs.apple.com/en-us/details/200686858/asic-design-engineering-lead-soc-ip-dma)

## More jobs at Apple

### [ACD Editorial, Motion Design](https://jobs.opennash.com/companies/apple/jobs/239c8bcf59894ceae72b/)

Sunnyvale, United States of America

### [ASIC Design Engineer - Pixel IP ANE](https://jobs.opennash.com/companies/apple/jobs/4778ff007d0c315b2398/)

Sunnyvale, United States of America

### [ASIC Design Engineer - Pixel IP DMA](https://jobs.opennash.com/companies/apple/jobs/a3683c23bdc17bf04b5a/)

Sunnyvale, United States of America

## Similar jobs at other companies

### [ASIC & FPGA Design Engineering Asc Mgr - L4](https://jobs.opennash.com/companies/lockheed-martin/jobs/8ca0594c2d9465c81092/)

Lockheed Martin · King of Prussia, PA

### [ASIC & FPGA Design Engineering Asc Mgr - L4](https://jobs.opennash.com/companies/lockheed-martin/jobs/30b28ae3e787a3bf073f/)

Lockheed Martin · Denver, CO, Sunnyvale, CA, Highlands Ranch

### [SOC Power Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/a3e8a6bcc0f613fab55c/)

Qualcomm · Tijuana, Baja California, Mexico

### [SoC Design & Synthesis Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/e471b2347e96659b4dc0/)

Qualcomm · Tijuana, Baja California, Mexico

### [ASIC Engineering Intern, Design Verification (Silicon Engineering)](https://jobs.opennash.com/companies/meta-platforms/jobs/7b1bfa7f54cd3cee30b0/)

Meta Platforms · Sunnyvale, California, US

[Design jobs](/functions/design/)

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)