[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Analog Devices jobs](https://jobs.opennash.com/companies/analog-devices/) · [Search jobs](/search/) Analog Devices · Multiple locations # Senior Digital Design Engineer Multiple locations Senior individual contributor Design Listed on Analog Devices’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there. [Apply on Analog Devices’s careers site →](https://analogdevices.wd1.myworkdayjobs.com/External/job/India-Bangalore-Nova/Senior-Digital-Design-Engineer_R262668) [OpenNash Jobs](https://jobs.opennash.com/) / [Analog Devices](https://jobs.opennash.com/companies/analog-devices/) / Senior Digital Design Engineer ## Job description About Analog Devices Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and software technologies into solutions that combat climate change, reliably connect humans and the world, and help drive advancements in automation and robotics, mobility, healthcare, energy and data centers. With revenue of more than $11 billion in FY25, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at www.analog.com and on LinkedIn and X. ### Job Description Own end-to-end physical implementation for major IP blocks and/or full-chip designs, ensuring alignment with ADI’s Career Development Framework (Expertise, Autonomy & Scope, Business Impact). Develop and optimize floorplans (macro placement, IO ring planning, power grid design, congestion/area/timing analysis) Execute place-and-route, clock tree synthesis, and timing closure using industry-standard tools (Cadence Innovus). Perform detailed static timing analysis (STA) and drive sign-off across PVT corners and operating modes. Identify and resolve physical verification issues (DRC/LVS/ERC) in close partnership with process/CAD/foundry teams, ensuring robust manufacturability. Automate design flows (e.g., hierarchical PNR, IO ring automation, Flash PG) to improve efficiency and quality; contribute to continuous flow enhancements. Collaborate with RTL, DFT, verification, package, and library teams to meet performance, power, and area (PPA) targets and project milestones. Mentor and coach junior engineers, sharing best practices in physical design and advancing team capability. Document methodologies and contribute to best practices, supporting a culture of learning and continuous improvement. Demonstrate ADI values by being agile in adapting to changing business needs, leading by example, and striving for best-in-class results. ### Required Qualifications Bachelor’s or Master’s in Electrical/Electronics Engineering or related discipline. 5+ years of hands-on experience of ASIC/SoC physical design at advance nodes such as 40,28,22,16 etc. Strong proficiency in floorplanning, PNR, STA, and physical verification using industry EDA tools. Experience developing or deploying automated flows (Tcl, Perl, Python) to improve design productivity. Deep understanding of fabrication process limitations, ESD/IR/EM analysis, and robust sign-off methodologies. Demonstrated ability to communicate clearly, collaborate cross-functionally, and work effectively in a fast-paced, innovative environment. ### Preferred Qualifications Experience with hierarchical design and large-scale SoC integration. Sound Knowledge in EDA synthesis and formal equivalence checking Background in low power and multi-voltage design methodologies (UPF/CPF). For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls. As such, applicants for this position – except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) – may have to go through an export licensing review process. Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group. ### Job Req Type Experienced Required Travel: Yes, 10% of the time Shift Type: 1st Shift/Days ## At a glance - Posted by the employer: Not stated - First seen by OpenNash: Jul 10, 2026 - Last checked: Oct 18, 2026 - Listed for: 100 days - Location: Multiple locations[Apply on Analog Devices’s careers site →](https://analogdevices.wd1.myworkdayjobs.com/External/job/India-Bangalore-Nova/Senior-Digital-Design-Engineer_R262668) ## More jobs at Analog Devices ### [ASIC Design and Verification Engineer - AI](https://jobs.opennash.com/companies/analog-devices/jobs/deca9bfbf25b66b055eb/) ### [Analog Design Engineer](https://jobs.opennash.com/companies/analog-devices/jobs/24b41f8a4bb93f14c55c/) ### [Associate Design Evaluation Engineer](https://jobs.opennash.com/companies/analog-devices/jobs/633d56f28806eba29466/) ### [Associate Design Verification Engineer](https://jobs.opennash.com/companies/analog-devices/jobs/e8742f9c4abc7ed6ac1b/) ### [Associate Digital Design Engineer](https://jobs.opennash.com/companies/analog-devices/jobs/c6cc3afbcec927b9d8d0/) ## Similar jobs at other companies ### [Digital Design Engineer (New Grad)](https://jobs.opennash.com/companies/monolithic-power-systems/jobs/11b6905c5b00481a6e19/) Monolithic Power Systems ### [Senior HW Digital Design Verification Engineer](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/7b878d3e2d625db9d433/) NXP Semiconductors ### [Senior Staff Digital Design Engineer](https://jobs.opennash.com/companies/marvell-technology/jobs/ad38f42d31d585131265/) Marvell Technology ### [Digital Development Engineer II](https://jobs.opennash.com/companies/cvs-health/jobs/7c1522f22b570498415a/) CVS Health ### [Digital Design Engineer, DMTS/SMTS/MTS](https://jobs.opennash.com/companies/micron-technology/jobs/c4f90bb693a05e97ff6b/) Micron Technology [Design jobs](/functions/design/) OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)