[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Analog Devices jobs](https://jobs.opennash.com/companies/analog-devices/) · [Search jobs](/search/) Analog Devices · Egypt, New Cairo # Senior Engineer, Design Verification Engineering Egypt, New Cairo Senior individual contributor Design Listed on Analog Devices’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there. [Apply on Analog Devices’s careers site →](https://analogdevices.wd1.myworkdayjobs.com/External/job/Egypt-New-Cairo/Senior-Engineer--Digital-Design-Engineering_R265615) [OpenNash Jobs](https://jobs.opennash.com/) / [Analog Devices](https://jobs.opennash.com/companies/analog-devices/) / Senior Engineer, Design Verification Engineering ## Job description About Analog Devices Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and software technologies into solutions that combat climate change, reliably connect humans and the world, and help drive advancements in automation and robotics, mobility, healthcare, energy and data centers. With revenue of more than $11 billion in FY25, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at www.analog.com and on LinkedIn and X. Senior Engineer, Design Verification Engineering ### Key Responsibilities Create, enhance, and maintain SystemVerilog/UVM verification environments, checkers, scoreboards, assertions, and functional coverage models. Develop comprehensive verification plans and Metric Driven verification closure through code coverage, functional coverage, assertion coverage, and regression analysis. Develop constrained-random and directed test scenarios targeting functional, security, and corner-case behaviors. Maintaining and upgrading existing testbenches to accommodate new features. Writing firmware-driven test cases (C) for embedded processor co-simulation. Architecting formal verification environments from scratch including FPV wrappers, constraints, and proof orchestration scripts. Writing SVA assertions and assumptions for protocol compliance, data integrity, arbitration fairness, and design intent. Integrating protocol VIPs (AMBA AHB/APB) within Formal/Functional Verification environments for protocol compliance checking. Developing formal coverage models and analyzing proof convergence, unreachability, and counterexamples. Collaboration with designers and system engineers to perform cross-block verification. Contributing to top-level SoC verification with boot sequences and system initialization, Support emulation, firmware integration, and post-silicon validation activities. ### Minimum Qualifications Bachelor's or Master's degree in Electrical Engineering, Computer Engineering,. At least 3+ years of experience in Design Verification. Proficient in SystemVerilog, SVA (SystemVerilog Assertions), and UVM. Proficient in functional coverage and constrained-random verification environments. Hands-on experience building formal property verification (FPV) environments from scratch — wrappers, constraints, clock/reset setup, proof strategies. Experience writing SVA for bus protocol verification (AMBA AHB/APB/AXI). Experience with common SoC interfaces such as APB, AHB, AXI, QSPI, UART, and DMA architectures. Experience with C/C++ for firmware-level test development. Scripting experience (Python, Tcl, shell programming) ### Preferred Qualifications Experience integrating commercial protocol VIPs (Cadence VIPs, Synopsys VIP, or equivalent) in formal/functional verification environments. Familiarity with AI-assisted engineering tools and verification productivity workflows. Experience debugging formal counter examples and refining constraint environments to eliminate false negatives. Familiarity with ARM Cortex-M processor verification. Experience with non-volatile memory verification (ECC, BIST, repair flows). Knowledge of mixed-signal or analog-on-top verification methodologies. Familiarity with code/version control tools (Perforce, Git). Experience with emulation or FPGA prototyping. For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls. As such, applicants for this position – except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) – may have to go through an export licensing review process. Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group. ### Job Req Type Experienced Required Travel: Yes, 10% of the time Shift Type: 1st Shift/Days ## At a glance - Posted by the employer: Not stated - First seen by OpenNash: Oct 11, 2026 - Last checked: Oct 18, 2026 - Listed for: 7 days - Location: Egypt, New Cairo[Apply on Analog Devices’s careers site →](https://analogdevices.wd1.myworkdayjobs.com/External/job/Egypt-New-Cairo/Senior-Engineer--Digital-Design-Engineering_R265615) ## More jobs at Analog Devices ### [ASIC Design and Verification Engineer - AI](https://jobs.opennash.com/companies/analog-devices/jobs/deca9bfbf25b66b055eb/) ### [Analog Design Engineer](https://jobs.opennash.com/companies/analog-devices/jobs/24b41f8a4bb93f14c55c/) ### [Analog Design Engineer](https://jobs.opennash.com/companies/analog-devices/jobs/a1b3e3bdfa53f789a596/) ### [Analog Design Engineer](https://jobs.opennash.com/companies/analog-devices/jobs/9016b442170438079429/) China, Beijing, Haidian, Xixiaokou ## Similar jobs at other companies ### [R&D Engineering, Staff Engineer - Design Verification/ VIP Verification Engineers](https://jobs.opennash.com/companies/synopsys/jobs/20c73d34cbd8b7178cdd/) Synopsys · Delhi, India ### [FY27 Intern - MSIP Digital Design Verification Engineering Internship - Canada (16 months)](https://jobs.opennash.com/companies/qualcomm/jobs/c6a33a55fdf698fb8d47/) Qualcomm · Toronto, Ontario, Canada ### [Design Verification Engineer](https://jobs.opennash.com/companies/siemens/jobs/3469736e66b7ab53255d/) Siemens ### [NOC Design Verification Engineers (Engineer/Sr Engineer)](https://jobs.opennash.com/companies/qualcomm/jobs/012c5b47fdde2230c018/) Qualcomm · Bangalore, India ### [Design Verification Engineer II](https://jobs.opennash.com/companies/microsoft/jobs/e0e64d6ed7ea9cff1d03/) Microsoft · India, Karnataka, Bangalore OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)