[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Alphabet jobs](https://jobs.opennash.com/companies/alphabet/) · [Search jobs](/search/)

Alphabet · Sunnyvale, CA

# Silicon Design Manager, RTL Machine Learning, Accelerator Design

Sunnyvale, CA, USA Manager or lead Data & Analytics 

Listed on Alphabet’s official careers site. Listed as of October 13, 2026. Check that it is still open and apply there.
[Apply on Alphabet’s careers site →](https://www.google.com/about/careers/applications/jobs/results/83306634742244038-silicon-design-manager-rtl-machine-learning-accelerator-design)

[OpenNash Jobs](https://jobs.opennash.com/) / [Alphabet](https://jobs.opennash.com/companies/alphabet/) / Silicon Design Manager, RTL Machine Learning, Accelerator Design

## Job description

info_outline About the job In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 13, 2026
- Last checked: Oct 13, 2026
- Listed for: Under a day
- Location: Sunnyvale, CA, USA[Apply on Alphabet’s careers site →](https://www.google.com/about/careers/applications/jobs/results/83306634742244038-silicon-design-manager-rtl-machine-learning-accelerator-design)

## More jobs at Alphabet

### [ASIC Design Verification Engineer, Machine Learning](https://jobs.opennash.com/companies/alphabet/jobs/b7e9e76f0e8d14e63219/)

Sunnyvale, CA, USA

### [Data Center Power Optimization Engineer](https://jobs.opennash.com/companies/alphabet/jobs/4c74b9b2ccff5fb5cba7/)

Sunnyvale, CA, USA

### [Engineering Manager, Borglet Machine Learning](https://jobs.opennash.com/companies/alphabet/jobs/da5ee283b63ac8a52c78/)

Sunnyvale, CA, USA

### [Engineering Manager, Data Residency and Fast Compliance](https://jobs.opennash.com/companies/alphabet/jobs/0c78f6a7578f6a72a0cd/)

Sunnyvale, CA, USA

### [Hardware Validation Engineer, Data Center Engineering Labs](https://jobs.opennash.com/companies/alphabet/jobs/56d4871c2449dbe5f0e9/)

Sunnyvale, CA, USA

## Similar jobs at other companies

### [Processor ASIC RTL Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/53e4da287874608df756/)

Qualcomm · San Diego, California, United States of America

### [RTL Methodology Silicon Design Engineer](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/bf923163b7bb6e6dad76/)

Advanced Micro Devices (AMD) · Austin, Texas

### [ASIC/RTL Design Engineer for High-speed Interfaces](https://jobs.opennash.com/companies/qualcomm/jobs/c7c4165f56c898fdbb22/)

Qualcomm · San Diego, California, United States of America

### [Director, Silicon Design](https://jobs.opennash.com/companies/microsoft/jobs/67533ea7eb702f4d22ed/)

Microsoft · United States, North Carolina, Raleigh, California, Mountain View

### [Senior FPGA/Silicon Design Engineer](https://jobs.opennash.com/companies/microsoft/jobs/64971b5dd3f0b00b95e0/)

Microsoft · United States, Washington, Redmond, California, Mountain View

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)