[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Alphabet jobs](https://jobs.opennash.com/companies/alphabet/) · [Search jobs](/search/)

Alphabet · Mountain View, CA

# Staff CPU Physical Design Engineer, Silicon gCPU

Mountain View, CA, USA +1 more Senior individual contributor Design 

Listed on Alphabet’s official careers site. Listed as of October 13, 2026. Check that it is still open and apply there.
[Apply on Alphabet’s careers site →](https://www.google.com/about/careers/applications/jobs/results/77413516557853382-staff-cpu-physical-design-engineer-silicon-gcpu)

[OpenNash Jobs](https://jobs.opennash.com/) / [Alphabet](https://jobs.opennash.com/companies/alphabet/) / Staff CPU Physical Design Engineer, Silicon gCPU

## Job description

info_outline About the job Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

### US

$192000 - $278000 (USD) + 20% bonus target + equity + benefits Learn more about benefits at Google.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 13, 2026
- Last checked: Oct 13, 2026
- Listed for: Under a day
- Location: Mountain View, CA, USA +1 more[Apply on Alphabet’s careers site →](https://www.google.com/about/careers/applications/jobs/results/77413516557853382-staff-cpu-physical-design-engineer-silicon-gcpu)

## More jobs at Alphabet

### [Director, Global Affairs, Governance Risk and Compliance Solutions Enablement](https://jobs.opennash.com/companies/alphabet/jobs/629812b9311246d62c2a/)

Mountain View, CA, USA +1 more

### [ASIC Design Verification Engineer, Digital Signal Processing](https://jobs.opennash.com/companies/alphabet/jobs/d7bde0c0ac2eb151b322/)

Sunnyvale, CA, USA +1 more

### [ASIC Design Verification Manager, Google Cloud](https://jobs.opennash.com/companies/alphabet/jobs/2c6e8151497e894ea000/)

Sunnyvale, CA, USA

### [ASIC Design Verification Manager, TPU Compute](https://jobs.opennash.com/companies/alphabet/jobs/2269e917243514c253d7/)

Sunnyvale, CA, USA

### [ASIC Design Verification Technical Lead, High-Speed DSP](https://jobs.opennash.com/companies/alphabet/jobs/9241e39a7cc564318f64/)

Sunnyvale, CA, USA +1 more

## Similar jobs at other companies

### [CPU Physical Design CAD Engineer (Sr Staff)](https://jobs.opennash.com/companies/qualcomm/jobs/341e38285075ddc4eab3/)

Qualcomm · Santa Clara, California, United States of America, Austin, Texas, San Diego

### [CPU Physical Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/831567c9a5b68f024d18/)

Qualcomm · Austin, Texas, United States of America

### [CPU Physical Design Engineer](https://jobs.opennash.com/companies/intel/jobs/f7b0921879a04d7acd62/)

Intel · US, Texas, Austin

### [Mid-level Physical Design Engineer CPU](https://jobs.opennash.com/companies/intel/jobs/e0a6fc6cf7de5356edc9/)

Intel · US, Oregon, Hillsboro

### [CPU Physical Design Engineer](https://jobs.opennash.com/companies/apple/jobs/b87b5755edec60944757/)

Apple · Beaverton, United States of America

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)